mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

target/arm: Convert VNEG to decodetree

Browse Source 
Convert the VNEG instruction to decodetree.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Peter Maydell 2019-06-11 16:39:50 +01:00
parent 90287e22c9
commit 1882651afd
3 changed files with 16 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
target/arm/translate-vfp.inc.c
View File

@ -1898,3 +1898,13 @@ static bool trans_VABS_dp(DisasContext *s, arg_VABS_dp *a)
{ {
return do_vfp_2op_dp(s, gen_helper_vfp_absd, a->vd, a->vm); return do_vfp_2op_dp(s, gen_helper_vfp_absd, a->vd, a->vm);
} }
static bool trans_VNEG_sp(DisasContext *s, arg_VNEG_sp *a)
{
return do_vfp_2op_sp(s, gen_helper_vfp_negs, a->vd, a->vm);
}
static bool trans_VNEG_dp(DisasContext *s, arg_VNEG_dp *a)
{
return do_vfp_2op_dp(s, gen_helper_vfp_negd, a->vd, a->vm);
}

6
target/arm/translate.c
View File

@ -3098,7 +3098,7 @@ static int disas_vfp_insn(DisasContext *s, uint32_t insn)
return 1; return 1;
case 15: case 15:
switch (rn) { switch (rn) {
case 1: case 1 ... 2:
/* Already handled by decodetree */ /* Already handled by decodetree */
return 1; return 1;
default: default:
@ -3112,7 +3112,6 @@ static int disas_vfp_insn(DisasContext *s, uint32_t insn)
/* rn is opcode, encoded as per VFP_SREG_N. */ /* rn is opcode, encoded as per VFP_SREG_N. */
switch (rn) { switch (rn) {
case 0x00: /* vmov */ case 0x00: /* vmov */
case 0x02: /* vneg */
case 0x03: /* vsqrt */ case 0x03: /* vsqrt */
break; break;
@ -3291,9 +3290,6 @@ static int disas_vfp_insn(DisasContext *s, uint32_t insn)
case 0: /* cpy */ case 0: /* cpy */
/* no-op */ /* no-op */
break; break;
case 2: /* neg */
gen_vfp_neg(dp);
break;
case 3: /* sqrt */ case 3: /* sqrt */
gen_vfp_sqrt(dp); gen_vfp_sqrt(dp);
break; break;

5
target/arm/vfp.decode
View File

@ -161,3 +161,8 @@ VABS_sp ---- 1110 1.11 0000 .... 1010 11.0 .... \
vd=%vd_sp vm=%vm_sp vd=%vd_sp vm=%vm_sp
VABS_dp ---- 1110 1.11 0000 .... 1011 11.0 .... \ VABS_dp ---- 1110 1.11 0000 .... 1011 11.0 .... \
vd=%vd_dp vm=%vm_dp vd=%vd_dp vm=%vm_dp
VNEG_sp ---- 1110 1.11 0001 .... 1010 01.0 .... \
vd=%vd_sp vm=%vm_sp
VNEG_dp ---- 1110 1.11 0001 .... 1011 01.0 .... \
vd=%vd_dp vm=%vm_dp