target/arm: Enable HCR_E2H for VHE
Tested-by: Alex Bennée <alex.bennee@linaro.org> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20200206105448.4726-3-richard.henderson@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
8fc2ea21f7
commit
03c76131bc
@ -1424,13 +1424,6 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
|
||||
#define HCR_ATA (1ULL << 56)
|
||||
#define HCR_DCT (1ULL << 57)
|
||||
|
||||
/*
|
||||
* When we actually implement ARMv8.1-VHE we should add HCR_E2H to
|
||||
* HCR_MASK and then clear it again if the feature bit is not set in
|
||||
* hcr_write().
|
||||
*/
|
||||
#define HCR_MASK ((1ULL << 34) - 1)
|
||||
|
||||
#define SCR_NS (1U << 0)
|
||||
#define SCR_IRQ (1U << 1)
|
||||
#define SCR_FIQ (1U << 2)
|
||||
|
@ -4721,7 +4721,8 @@ static const ARMCPRegInfo el3_no_el2_v8_cp_reginfo[] = {
|
||||
static void hcr_write(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t value)
|
||||
{
|
||||
ARMCPU *cpu = env_archcpu(env);
|
||||
uint64_t valid_mask = HCR_MASK;
|
||||
/* Begin with bits defined in base ARMv8.0. */
|
||||
uint64_t valid_mask = MAKE_64BIT_MASK(0, 34);
|
||||
|
||||
if (arm_feature(env, ARM_FEATURE_EL3)) {
|
||||
valid_mask &= ~HCR_HCD;
|
||||
@ -4735,6 +4736,9 @@ static void hcr_write(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t value)
|
||||
*/
|
||||
valid_mask &= ~HCR_TSC;
|
||||
}
|
||||
if (cpu_isar_feature(aa64_vh, cpu)) {
|
||||
valid_mask |= HCR_E2H;
|
||||
}
|
||||
if (cpu_isar_feature(aa64_lor, cpu)) {
|
||||
valid_mask |= HCR_TLOR;
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user