hw/pci/aer: Implement PCI_ERR_UNCOR_MASK register
This register in AER should be both writeable and should have a default value with a couple of the errors masked including the Uncorrectable Internal Error used by CXL for it's error reporting. Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Reviewed-by: Dave Jiang <dave.jiang@intel.com> Message-Id: <20230302133709.30373-2-Jonathan.Cameron@huawei.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com> Reviewed-by: Fan Ni <fan.ni@samsung.com>
This commit is contained in:
parent
f18e29fc90
commit
010746ae1d
@ -112,6 +112,10 @@ int pcie_aer_init(PCIDevice *dev, uint8_t cap_ver, uint16_t offset,
|
||||
|
||||
pci_set_long(dev->w1cmask + offset + PCI_ERR_UNCOR_STATUS,
|
||||
PCI_ERR_UNC_SUPPORTED);
|
||||
pci_set_long(dev->config + offset + PCI_ERR_UNCOR_MASK,
|
||||
PCI_ERR_UNC_MASK_DEFAULT);
|
||||
pci_set_long(dev->wmask + offset + PCI_ERR_UNCOR_MASK,
|
||||
PCI_ERR_UNC_SUPPORTED);
|
||||
|
||||
pci_set_long(dev->config + offset + PCI_ERR_UNCOR_SEVER,
|
||||
PCI_ERR_UNC_SEVERITY_DEFAULT);
|
||||
|
@ -141,6 +141,9 @@ typedef enum PCIExpLinkWidth {
|
||||
PCI_ERR_UNC_ATOP_EBLOCKED | \
|
||||
PCI_ERR_UNC_TLP_PRF_BLOCKED)
|
||||
|
||||
#define PCI_ERR_UNC_MASK_DEFAULT (PCI_ERR_UNC_INTN | \
|
||||
PCI_ERR_UNC_TLP_PRF_BLOCKED)
|
||||
|
||||
#define PCI_ERR_UNC_SEVERITY_DEFAULT (PCI_ERR_UNC_DLP | \
|
||||
PCI_ERR_UNC_SDN | \
|
||||
PCI_ERR_UNC_FCP | \
|
||||
|
Loading…
Reference in New Issue
Block a user