2012-03-04 15:03:51 +04:00
|
|
|
/*
|
|
|
|
* Microblaze kernel loader
|
|
|
|
*
|
|
|
|
* Copyright (c) 2012 Peter Crosthwaite <peter.crosthwaite@petalogix.com>
|
|
|
|
* Copyright (c) 2012 PetaLogix
|
|
|
|
* Copyright (c) 2009 Edgar E. Iglesias.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
2016-01-26 21:05:31 +03:00
|
|
|
#include "qemu/osdep.h"
|
2016-01-19 23:51:44 +03:00
|
|
|
#include "qemu-common.h"
|
2020-10-28 14:36:57 +03:00
|
|
|
#include "qemu/datadir.h"
|
2016-01-19 23:51:44 +03:00
|
|
|
#include "cpu.h"
|
2012-12-17 21:20:00 +04:00
|
|
|
#include "qemu/option.h"
|
|
|
|
#include "qemu/config-file.h"
|
2013-05-05 13:06:37 +04:00
|
|
|
#include "qemu/error-report.h"
|
2012-12-17 21:20:04 +04:00
|
|
|
#include "sysemu/device_tree.h"
|
2019-08-12 08:23:38 +03:00
|
|
|
#include "sysemu/reset.h"
|
2013-07-04 17:09:21 +04:00
|
|
|
#include "sysemu/sysemu.h"
|
2013-02-04 18:40:22 +04:00
|
|
|
#include "hw/loader.h"
|
2012-03-04 15:03:51 +04:00
|
|
|
#include "elf.h"
|
2016-03-20 20:16:19 +03:00
|
|
|
#include "qemu/cutils.h"
|
2012-03-04 15:03:51 +04:00
|
|
|
|
2013-03-18 20:36:02 +04:00
|
|
|
#include "boot.h"
|
2012-03-04 15:03:51 +04:00
|
|
|
|
|
|
|
static struct
|
|
|
|
{
|
2012-05-05 14:30:53 +04:00
|
|
|
void (*machine_cpu_reset)(MicroBlazeCPU *);
|
2012-03-04 15:03:51 +04:00
|
|
|
uint32_t bootstrap_pc;
|
|
|
|
uint32_t cmdline;
|
2013-05-05 13:06:37 +04:00
|
|
|
uint32_t initrd_start;
|
|
|
|
uint32_t initrd_end;
|
2012-03-04 15:03:51 +04:00
|
|
|
uint32_t fdt;
|
|
|
|
} boot_info;
|
|
|
|
|
|
|
|
static void main_cpu_reset(void *opaque)
|
|
|
|
{
|
2012-05-05 14:30:53 +04:00
|
|
|
MicroBlazeCPU *cpu = opaque;
|
2015-06-24 06:19:23 +03:00
|
|
|
CPUState *cs = CPU(cpu);
|
2012-05-05 14:30:53 +04:00
|
|
|
CPUMBState *env = &cpu->env;
|
2012-03-04 15:03:51 +04:00
|
|
|
|
2015-06-24 06:19:23 +03:00
|
|
|
cpu_reset(cs);
|
2012-03-04 15:03:51 +04:00
|
|
|
env->regs[5] = boot_info.cmdline;
|
2013-05-05 13:06:37 +04:00
|
|
|
env->regs[6] = boot_info.initrd_start;
|
2012-03-04 15:03:51 +04:00
|
|
|
env->regs[7] = boot_info.fdt;
|
2015-06-24 06:19:23 +03:00
|
|
|
cpu_set_pc(cs, boot_info.bootstrap_pc);
|
2012-03-04 15:03:51 +04:00
|
|
|
if (boot_info.machine_cpu_reset) {
|
2012-05-05 14:30:53 +04:00
|
|
|
boot_info.machine_cpu_reset(cpu);
|
2012-03-04 15:03:51 +04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-10-23 14:30:10 +04:00
|
|
|
static int microblaze_load_dtb(hwaddr addr,
|
2013-05-05 12:52:41 +04:00
|
|
|
uint32_t ramsize,
|
2013-05-05 13:06:37 +04:00
|
|
|
uint32_t initrd_start,
|
|
|
|
uint32_t initrd_end,
|
2013-05-05 12:52:41 +04:00
|
|
|
const char *kernel_cmdline,
|
|
|
|
const char *dtb_filename)
|
2012-03-04 15:03:51 +04:00
|
|
|
{
|
|
|
|
int fdt_size;
|
2012-03-04 15:03:55 +04:00
|
|
|
void *fdt = NULL;
|
2012-03-04 15:03:51 +04:00
|
|
|
int r;
|
|
|
|
|
2012-03-04 15:03:55 +04:00
|
|
|
if (dtb_filename) {
|
|
|
|
fdt = load_device_tree(dtb_filename, &fdt_size);
|
|
|
|
}
|
2012-03-04 15:03:51 +04:00
|
|
|
if (!fdt) {
|
2012-03-04 15:03:55 +04:00
|
|
|
return 0;
|
2012-03-04 15:03:51 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
if (kernel_cmdline) {
|
2013-11-11 12:14:41 +04:00
|
|
|
r = qemu_fdt_setprop_string(fdt, "/chosen", "bootargs",
|
|
|
|
kernel_cmdline);
|
2012-03-04 15:03:51 +04:00
|
|
|
if (r < 0) {
|
|
|
|
fprintf(stderr, "couldn't set /chosen/bootargs\n");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-05-05 13:06:37 +04:00
|
|
|
if (initrd_start) {
|
2013-11-11 12:14:41 +04:00
|
|
|
qemu_fdt_setprop_cell(fdt, "/chosen", "linux,initrd-start",
|
|
|
|
initrd_start);
|
2013-05-05 13:06:37 +04:00
|
|
|
|
2013-11-11 12:14:41 +04:00
|
|
|
qemu_fdt_setprop_cell(fdt, "/chosen", "linux,initrd-end",
|
|
|
|
initrd_end);
|
2013-05-05 13:06:37 +04:00
|
|
|
}
|
|
|
|
|
2013-04-12 22:53:58 +04:00
|
|
|
cpu_physical_memory_write(addr, fdt, fdt_size);
|
2019-10-01 16:36:22 +03:00
|
|
|
g_free(fdt);
|
2012-03-04 15:03:51 +04:00
|
|
|
return fdt_size;
|
|
|
|
}
|
|
|
|
|
|
|
|
static uint64_t translate_kernel_address(void *opaque, uint64_t addr)
|
|
|
|
{
|
|
|
|
return addr - 0x30000000LL;
|
|
|
|
}
|
|
|
|
|
2012-10-23 14:30:10 +04:00
|
|
|
void microblaze_load_kernel(MicroBlazeCPU *cpu, hwaddr ddr_base,
|
2013-05-05 13:06:37 +04:00
|
|
|
uint32_t ramsize,
|
|
|
|
const char *initrd_filename,
|
|
|
|
const char *dtb_filename,
|
2012-05-05 14:30:53 +04:00
|
|
|
void (*machine_cpu_reset)(MicroBlazeCPU *))
|
2012-03-04 15:03:51 +04:00
|
|
|
{
|
|
|
|
QemuOpts *machine_opts;
|
2013-07-04 17:09:21 +04:00
|
|
|
const char *kernel_filename;
|
|
|
|
const char *kernel_cmdline;
|
|
|
|
const char *dtb_arg;
|
2015-03-05 06:05:20 +03:00
|
|
|
char *filename = NULL;
|
2013-07-04 17:09:21 +04:00
|
|
|
|
|
|
|
machine_opts = qemu_get_machine_opts();
|
|
|
|
kernel_filename = qemu_opt_get(machine_opts, "kernel");
|
|
|
|
kernel_cmdline = qemu_opt_get(machine_opts, "append");
|
|
|
|
dtb_arg = qemu_opt_get(machine_opts, "dtb");
|
2015-03-05 06:05:20 +03:00
|
|
|
/* default to pcbios dtb as passed by machine_init */
|
2018-01-22 22:43:16 +03:00
|
|
|
if (!dtb_arg && dtb_filename) {
|
2015-03-05 06:05:20 +03:00
|
|
|
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, dtb_filename);
|
2012-03-04 15:03:51 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
boot_info.machine_cpu_reset = machine_cpu_reset;
|
2012-05-05 14:30:53 +04:00
|
|
|
qemu_register_reset(main_cpu_reset, cpu);
|
2012-03-04 15:03:51 +04:00
|
|
|
|
|
|
|
if (kernel_filename) {
|
|
|
|
int kernel_size;
|
2020-07-05 20:22:11 +03:00
|
|
|
uint64_t entry, high;
|
2012-03-04 15:03:51 +04:00
|
|
|
uint32_t base32;
|
|
|
|
int big_endian = 0;
|
|
|
|
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
|
|
big_endian = 1;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Boots a kernel elf binary. */
|
2019-01-15 15:18:03 +03:00
|
|
|
kernel_size = load_elf(kernel_filename, NULL, NULL, NULL,
|
2020-07-05 20:22:11 +03:00
|
|
|
&entry, NULL, &high, NULL,
|
2016-03-04 14:30:21 +03:00
|
|
|
big_endian, EM_MICROBLAZE, 0, 0);
|
2012-03-04 15:03:51 +04:00
|
|
|
base32 = entry;
|
|
|
|
if (base32 == 0xc0000000) {
|
2019-01-15 15:18:03 +03:00
|
|
|
kernel_size = load_elf(kernel_filename, NULL,
|
|
|
|
translate_kernel_address, NULL,
|
2020-01-27 01:55:04 +03:00
|
|
|
&entry, NULL, NULL, NULL,
|
2016-03-04 14:30:21 +03:00
|
|
|
big_endian, EM_MICROBLAZE, 0, 0);
|
2012-03-04 15:03:51 +04:00
|
|
|
}
|
|
|
|
/* Always boot into physical ram. */
|
2014-04-29 04:12:58 +04:00
|
|
|
boot_info.bootstrap_pc = (uint32_t)entry;
|
2012-03-04 15:03:51 +04:00
|
|
|
|
|
|
|
/* If it wasn't an ELF image, try an u-boot image. */
|
|
|
|
if (kernel_size < 0) {
|
2019-01-07 11:31:50 +03:00
|
|
|
hwaddr uentry, loadaddr = LOAD_UIMAGE_LOADADDR_INVALID;
|
2012-03-04 15:03:51 +04:00
|
|
|
|
2014-10-19 07:42:22 +04:00
|
|
|
kernel_size = load_uimage(kernel_filename, &uentry, &loadaddr, 0,
|
|
|
|
NULL, NULL);
|
2012-03-04 15:03:51 +04:00
|
|
|
boot_info.bootstrap_pc = uentry;
|
|
|
|
high = (loadaddr + kernel_size + 3) & ~3;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Not an ELF image nor an u-boot image, try a RAW image. */
|
|
|
|
if (kernel_size < 0) {
|
|
|
|
kernel_size = load_image_targphys(kernel_filename, ddr_base,
|
2020-10-28 13:20:01 +03:00
|
|
|
ramsize);
|
2012-03-04 15:03:51 +04:00
|
|
|
boot_info.bootstrap_pc = ddr_base;
|
|
|
|
high = (ddr_base + kernel_size + 3) & ~3;
|
|
|
|
}
|
|
|
|
|
2013-05-05 13:06:37 +04:00
|
|
|
if (initrd_filename) {
|
|
|
|
int initrd_size;
|
|
|
|
uint32_t initrd_offset;
|
|
|
|
|
|
|
|
high = ROUND_UP(high + kernel_size, 4);
|
|
|
|
boot_info.initrd_start = high;
|
|
|
|
initrd_offset = boot_info.initrd_start - ddr_base;
|
2013-05-03 17:19:45 +04:00
|
|
|
|
|
|
|
initrd_size = load_ramdisk(initrd_filename,
|
|
|
|
boot_info.initrd_start,
|
2020-10-28 13:20:01 +03:00
|
|
|
ramsize - initrd_offset);
|
2013-05-03 17:19:45 +04:00
|
|
|
if (initrd_size < 0) {
|
|
|
|
initrd_size = load_image_targphys(initrd_filename,
|
|
|
|
boot_info.initrd_start,
|
2020-10-28 13:20:01 +03:00
|
|
|
ramsize - initrd_offset);
|
2013-05-03 17:19:45 +04:00
|
|
|
}
|
2013-05-05 13:06:37 +04:00
|
|
|
if (initrd_size < 0) {
|
2017-04-13 19:14:39 +03:00
|
|
|
error_report("could not load initrd '%s'",
|
2013-05-05 13:06:37 +04:00
|
|
|
initrd_filename);
|
|
|
|
exit(EXIT_FAILURE);
|
|
|
|
}
|
|
|
|
boot_info.initrd_end = boot_info.initrd_start + initrd_size;
|
|
|
|
high = ROUND_UP(high + initrd_size, 4);
|
|
|
|
}
|
|
|
|
|
2012-03-04 15:03:51 +04:00
|
|
|
boot_info.cmdline = high + 4096;
|
|
|
|
if (kernel_cmdline && strlen(kernel_cmdline)) {
|
|
|
|
pstrcpy_targphys("cmdline", boot_info.cmdline, 256, kernel_cmdline);
|
|
|
|
}
|
|
|
|
/* Provide a device-tree. */
|
|
|
|
boot_info.fdt = boot_info.cmdline + 4096;
|
2020-10-28 13:20:01 +03:00
|
|
|
microblaze_load_dtb(boot_info.fdt, ramsize,
|
2013-05-05 13:06:37 +04:00
|
|
|
boot_info.initrd_start,
|
|
|
|
boot_info.initrd_end,
|
2013-05-05 12:52:41 +04:00
|
|
|
kernel_cmdline,
|
2015-03-05 06:05:20 +03:00
|
|
|
/* Preference a -dtb argument */
|
|
|
|
dtb_arg ? dtb_arg : filename);
|
2012-03-04 15:03:51 +04:00
|
|
|
}
|
2015-03-05 06:05:20 +03:00
|
|
|
g_free(filename);
|
2012-03-04 15:03:51 +04:00
|
|
|
}
|