2012-10-24 18:17:13 +04:00
|
|
|
#include<stdio.h>
|
|
|
|
#include<assert.h>
|
|
|
|
|
|
|
|
int main()
|
|
|
|
{
|
|
|
|
int rt, ach, acl, dsp;
|
|
|
|
int result;
|
|
|
|
|
|
|
|
ach = 0x05;
|
|
|
|
acl = 0xB4CB;
|
|
|
|
result = 0x7FFFFFFF;
|
|
|
|
__asm
|
|
|
|
("mthi %2, $ac1\n\t"
|
|
|
|
"mtlo %3, $ac1\n\t"
|
|
|
|
"extr_rs.w %0, $ac1, 0x03\n\t"
|
|
|
|
"rddsp %1\n\t"
|
|
|
|
: "=r"(rt), "=r"(dsp)
|
|
|
|
: "r"(ach), "r"(acl)
|
|
|
|
);
|
|
|
|
dsp = (dsp >> 23) & 0x01;
|
|
|
|
assert(dsp == 1);
|
|
|
|
assert(result == rt);
|
|
|
|
|
|
|
|
/* Clear dspcontrol */
|
|
|
|
dsp = 0;
|
|
|
|
__asm
|
|
|
|
("wrdsp %0\n\t"
|
|
|
|
:
|
|
|
|
: "r"(dsp)
|
|
|
|
);
|
|
|
|
|
|
|
|
ach = 0x01;
|
|
|
|
acl = 0xB4CB;
|
|
|
|
result = 0x10000B4D;
|
|
|
|
__asm
|
|
|
|
("mthi %2, $ac1\n\t"
|
|
|
|
"mtlo %3, $ac1\n\t"
|
|
|
|
"extr_rs.w %0, $ac1, 0x04\n\t"
|
|
|
|
"rddsp %1\n\t"
|
|
|
|
: "=r"(rt), "=r"(dsp)
|
|
|
|
: "r"(ach), "r"(acl)
|
|
|
|
);
|
|
|
|
dsp = (dsp >> 23) & 0x01;
|
|
|
|
assert(dsp == 0);
|
|
|
|
assert(result == rt);
|
|
|
|
|
2012-12-10 19:28:17 +04:00
|
|
|
/* Clear dspcontrol */
|
|
|
|
dsp = 0;
|
|
|
|
__asm
|
|
|
|
("wrdsp %0\n\t"
|
|
|
|
:
|
|
|
|
: "r"(dsp)
|
|
|
|
);
|
|
|
|
|
|
|
|
ach = 0x3fffffff;
|
|
|
|
acl = 0x2bcdef01;
|
|
|
|
result = 0x7ffffffe;
|
|
|
|
__asm
|
|
|
|
("mthi %2, $ac1\n\t"
|
|
|
|
"mtlo %3, $ac1\n\t"
|
|
|
|
"extr_rs.w %0, $ac1, 0x1F\n\t"
|
|
|
|
"rddsp %1\n\t"
|
|
|
|
: "=r"(rt), "=r"(dsp)
|
|
|
|
: "r"(ach), "r"(acl)
|
|
|
|
);
|
|
|
|
dsp = (dsp >> 23) & 0x01;
|
|
|
|
assert(dsp == 0);
|
|
|
|
assert(result == rt);
|
|
|
|
|
2013-03-15 21:56:19 +04:00
|
|
|
/* Clear dspcontrol */
|
|
|
|
dsp = 0;
|
|
|
|
__asm
|
|
|
|
("wrdsp %0\n\t"
|
|
|
|
:
|
|
|
|
: "r"(dsp)
|
|
|
|
);
|
|
|
|
|
|
|
|
ach = 0x80000000;
|
|
|
|
acl = 0x00000000;
|
|
|
|
result = 0x80000000;
|
|
|
|
__asm
|
|
|
|
("mthi %2, $ac1\n\t"
|
|
|
|
"mtlo %3, $ac1\n\t"
|
|
|
|
"extr_rs.w %0, $ac1, 0x1F\n\t"
|
|
|
|
"rddsp %1\n\t"
|
|
|
|
: "=r"(rt), "=r"(dsp)
|
|
|
|
: "r"(ach), "r"(acl)
|
|
|
|
);
|
|
|
|
dsp = (dsp >> 23) & 0x01;
|
|
|
|
assert(dsp == 1);
|
|
|
|
assert(result == rt);
|
|
|
|
|
|
|
|
/* Clear dspcontrol */
|
|
|
|
dsp = 0;
|
|
|
|
__asm
|
|
|
|
("wrdsp %0\n\t"
|
|
|
|
:
|
|
|
|
: "r"(dsp)
|
|
|
|
);
|
|
|
|
|
|
|
|
ach = 0xFFFFFFFF;
|
|
|
|
acl = 0xFFFFFFFF;
|
|
|
|
result = 0;
|
|
|
|
__asm
|
|
|
|
("mthi %2, $ac1\n\t"
|
|
|
|
"mtlo %3, $ac1\n\t"
|
|
|
|
"extr_rs.w %0, $ac1, 0x1F\n\t"
|
|
|
|
"rddsp %1\n\t"
|
|
|
|
: "=r"(rt), "=r"(dsp)
|
|
|
|
: "r"(ach), "r"(acl)
|
|
|
|
);
|
|
|
|
dsp = (dsp >> 23) & 0x01;
|
|
|
|
assert(dsp == 0);
|
|
|
|
assert(result == rt);
|
|
|
|
|
2012-10-24 18:17:13 +04:00
|
|
|
return 0;
|
|
|
|
}
|