2014-09-01 15:59:51 +04:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2012-2014 Bastian Koppelmann C-Lab/University Paderborn
|
|
|
|
|
*
|
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
*/
|
2014-09-01 15:59:52 +04:00
|
|
|
|
|
|
|
|
/* Arithmetic */
|
|
|
|
|
DEF_HELPER_3(add_ssov, i32, env, i32, i32)
|
target-tricore: Add instructions of RC opcode format
Add instructions of RC opcode format.
Add helper for mul, sha, absdif with signed saturation on overflow.
Add helper for add, sub, mul with unsigned saturation on overflow.
Add microcode generator functions:
* gen_add_CC, which calculates the carry bit.
* gen_addc_CC, which adds the carry bit to the add and calculates the carry bit.
* gen_absdif, which calculates the absolute difference.
* gen_mul_i64s/u, which mul two 32 bits val into one 64bit reg.
* gen_sh_hi, which shifts two 16bit words in one reg.
* gen_sha_hi, which does a arithmetic shift on two 16bit words.
* gen_sh_cond, which shifts left a reg by one and writes the result of cond into the lsb.
* gen_accumulating_cond, which ands/ors/xors the result of cond of the lsbs
with the lsb of the result.
* gen_eqany_bi/hi, which checks ever byte/hword on equality.
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Reviewed-by: Richard Henderson <rth@twiddle.net>
2014-10-27 00:49:41 +03:00
|
|
|
DEF_HELPER_3(add_suov, i32, env, i32, i32)
|
2014-09-01 15:59:52 +04:00
|
|
|
DEF_HELPER_3(sub_ssov, i32, env, i32, i32)
|
target-tricore: Add instructions of RC opcode format
Add instructions of RC opcode format.
Add helper for mul, sha, absdif with signed saturation on overflow.
Add helper for add, sub, mul with unsigned saturation on overflow.
Add microcode generator functions:
* gen_add_CC, which calculates the carry bit.
* gen_addc_CC, which adds the carry bit to the add and calculates the carry bit.
* gen_absdif, which calculates the absolute difference.
* gen_mul_i64s/u, which mul two 32 bits val into one 64bit reg.
* gen_sh_hi, which shifts two 16bit words in one reg.
* gen_sha_hi, which does a arithmetic shift on two 16bit words.
* gen_sh_cond, which shifts left a reg by one and writes the result of cond into the lsb.
* gen_accumulating_cond, which ands/ors/xors the result of cond of the lsbs
with the lsb of the result.
* gen_eqany_bi/hi, which checks ever byte/hword on equality.
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Reviewed-by: Richard Henderson <rth@twiddle.net>
2014-10-27 00:49:41 +03:00
|
|
|
DEF_HELPER_3(sub_suov, i32, env, i32, i32)
|
|
|
|
|
DEF_HELPER_3(mul_ssov, i32, env, i32, i32)
|
|
|
|
|
DEF_HELPER_3(mul_suov, i32, env, i32, i32)
|
|
|
|
|
DEF_HELPER_3(sha_ssov, i32, env, i32, i32)
|
|
|
|
|
DEF_HELPER_3(absdif_ssov, i32, env, i32, i32)
|
2014-09-01 15:59:55 +04:00
|
|
|
/* CSA */
|
|
|
|
|
DEF_HELPER_2(call, void, env, i32)
|
|
|
|
|
DEF_HELPER_1(ret, void, env)
|
2014-09-01 15:59:58 +04:00
|
|
|
DEF_HELPER_2(bisr, void, env, i32)
|
2014-09-01 16:00:00 +04:00
|
|
|
DEF_HELPER_1(rfe, void, env)
|
2014-09-26 23:26:31 +04:00
|
|
|
DEF_HELPER_2(ldlcx, void, env, i32)
|
|
|
|
|
DEF_HELPER_2(lducx, void, env, i32)
|
|
|
|
|
DEF_HELPER_2(stlcx, void, env, i32)
|
|
|
|
|
DEF_HELPER_2(stucx, void, env, i32)
|
2014-09-26 23:36:09 +04:00
|
|
|
/* Address mode helper */
|
|
|
|
|
DEF_HELPER_1(br_update, i32, i32)
|
|
|
|
|
DEF_HELPER_2(circ_update, i32, i32, i32)
|
