2003-03-23 23:17:16 +03:00
|
|
|
/*
|
|
|
|
* i386 virtual CPU header
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
2003-03-03 17:32:43 +03:00
|
|
|
*/
|
2003-03-01 20:13:26 +03:00
|
|
|
#ifndef CPU_I386_H
|
|
|
|
#define CPU_I386_H
|
|
|
|
|
2003-03-21 01:33:23 +03:00
|
|
|
#include "config.h"
|
2003-03-03 17:32:43 +03:00
|
|
|
#include <setjmp.h>
|
|
|
|
|
2003-03-01 20:13:26 +03:00
|
|
|
#define R_EAX 0
|
|
|
|
#define R_ECX 1
|
|
|
|
#define R_EDX 2
|
|
|
|
#define R_EBX 3
|
|
|
|
#define R_ESP 4
|
|
|
|
#define R_EBP 5
|
|
|
|
#define R_ESI 6
|
|
|
|
#define R_EDI 7
|
|
|
|
|
|
|
|
#define R_AL 0
|
|
|
|
#define R_CL 1
|
|
|
|
#define R_DL 2
|
|
|
|
#define R_BL 3
|
|
|
|
#define R_AH 4
|
|
|
|
#define R_CH 5
|
|
|
|
#define R_DH 6
|
|
|
|
#define R_BH 7
|
|
|
|
|
|
|
|
#define R_ES 0
|
|
|
|
#define R_CS 1
|
|
|
|
#define R_SS 2
|
|
|
|
#define R_DS 3
|
|
|
|
#define R_FS 4
|
|
|
|
#define R_GS 5
|
|
|
|
|
2003-05-28 03:30:06 +04:00
|
|
|
/* segment descriptor fields */
|
|
|
|
#define DESC_G_MASK (1 << 23)
|
2003-06-24 17:28:12 +04:00
|
|
|
#define DESC_B_SHIFT 22
|
|
|
|
#define DESC_B_MASK (1 << DESC_B_SHIFT)
|
2003-05-28 03:30:06 +04:00
|
|
|
#define DESC_AVL_MASK (1 << 20)
|
|
|
|
#define DESC_P_MASK (1 << 15)
|
|
|
|
#define DESC_DPL_SHIFT 13
|
|
|
|
#define DESC_S_MASK (1 << 12)
|
|
|
|
#define DESC_TYPE_SHIFT 8
|
|
|
|
#define DESC_A_MASK (1 << 8)
|
|
|
|
|
|
|
|
#define DESC_CS_MASK (1 << 11)
|
|
|
|
#define DESC_C_MASK (1 << 10)
|
|
|
|
#define DESC_R_MASK (1 << 9)
|
|
|
|
|
|
|
|
#define DESC_E_MASK (1 << 10)
|
|
|
|
#define DESC_W_MASK (1 << 9)
|
|
|
|
|
2003-03-29 19:52:44 +03:00
|
|
|
/* eflags masks */
|
2003-03-01 20:13:26 +03:00
|
|
|
#define CC_C 0x0001
|
|
|
|
#define CC_P 0x0004
|
|
|
|
#define CC_A 0x0010
|
|
|
|
#define CC_Z 0x0040
|
|
|
|
#define CC_S 0x0080
|
|
|
|
#define CC_O 0x0800
|
|
|
|
|
2003-03-29 19:52:44 +03:00
|
|
|
#define TF_MASK 0x00000100
|
|
|
|
#define IF_MASK 0x00000200
|
|
|
|
#define DF_MASK 0x00000400
|
|
|
|
#define IOPL_MASK 0x00003000
|
|
|
|
#define NT_MASK 0x00004000
|
|
|
|
#define RF_MASK 0x00010000
|
|
|
|
#define VM_MASK 0x00020000
|
|
|
|
#define AC_MASK 0x00040000
|
|
|
|
#define VIF_MASK 0x00080000
|
|
|
|
#define VIP_MASK 0x00100000
|
|
|
|
#define ID_MASK 0x00200000
|
2003-03-01 20:13:26 +03:00
|
|
|
|
2003-06-21 17:09:53 +04:00
|
|
|
#define CR0_PE_MASK (1 << 0)
|
|
|
|
#define CR0_TS_MASK (1 << 3)
|
|
|
|
#define CR0_WP_MASK (1 << 16)
|
|
|
|
#define CR0_AM_MASK (1 << 18)
|
|
|
|
#define CR0_PG_MASK (1 << 31)
|
|
|
|
|
|
|
|
#define CR4_VME_MASK (1 << 0)
|
|
|
|
#define CR4_PVI_MASK (1 << 1)
|
|
|
|
#define CR4_TSD_MASK (1 << 2)
|
|
|
|
#define CR4_DE_MASK (1 << 3)
|
2003-06-24 17:28:12 +04:00
|
|
|
#define CR4_PSE_MASK (1 << 4)
|
|
|
|
|
|
|
|
#define PG_PRESENT_BIT 0
|
|
|
|
#define PG_RW_BIT 1
|
|
|
|
#define PG_USER_BIT 2
|
|
|
|
#define PG_PWT_BIT 3
|
|
|
|
#define PG_PCD_BIT 4
|
|
|
|
#define PG_ACCESSED_BIT 5
|
|
|
|
#define PG_DIRTY_BIT 6
|
|
|
|
#define PG_PSE_BIT 7
|
|
|
|
#define PG_GLOBAL_BIT 8
|
|
|
|
|
|
|
|
#define PG_PRESENT_MASK (1 << PG_PRESENT_BIT)
|
|
|
|
#define PG_RW_MASK (1 << PG_RW_BIT)
|
|
|
|
#define PG_USER_MASK (1 << PG_USER_BIT)
|
|
|
|
#define PG_PWT_MASK (1 << PG_PWT_BIT)
|
|
|
|
#define PG_PCD_MASK (1 << PG_PCD_BIT)
|
|
|
|
#define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT)
|
|
|
|
#define PG_DIRTY_MASK (1 << PG_DIRTY_BIT)
|
|
|
|
#define PG_PSE_MASK (1 << PG_PSE_BIT)
|
|
|
|
#define PG_GLOBAL_MASK (1 << PG_GLOBAL_BIT)
|
|
|
|
|
|
|
|
#define PG_ERROR_W_BIT 1
|
|
|
|
|
|
|
|
#define PG_ERROR_P_MASK 0x01
|
|
|
|
#define PG_ERROR_W_MASK (1 << PG_ERROR_W_BIT)
|
|
|
|
#define PG_ERROR_U_MASK 0x04
|
|
|
|
#define PG_ERROR_RSVD_MASK 0x08
|
2003-06-21 17:09:53 +04:00
|
|
|
|
2003-03-31 01:02:40 +04:00
|
|
|
#define EXCP00_DIVZ 0
|
|
|
|
#define EXCP01_SSTP 1
|
|
|
|
#define EXCP02_NMI 2
|
|
|
|
#define EXCP03_INT3 3
|
|
|
|
#define EXCP04_INTO 4
|
|
|
|
#define EXCP05_BOUND 5
|
|
|
|
#define EXCP06_ILLOP 6
|
|
|
|
#define EXCP07_PREX 7
|
|
|
|
#define EXCP08_DBLE 8
|
|
|
|
#define EXCP09_XERR 9
|
|
|
|
#define EXCP0A_TSS 10
|
|
|
|
#define EXCP0B_NOSEG 11
|
|
|
|
#define EXCP0C_STACK 12
|
|
|
|
#define EXCP0D_GPF 13
|
|
|
|
#define EXCP0E_PAGE 14
|
|
|
|
#define EXCP10_COPR 16
|
|
|
|
#define EXCP11_ALGN 17
|
|
|
|
#define EXCP12_MCHK 18
|
2003-03-03 17:32:43 +03:00
|
|
|
|
2003-03-23 19:49:39 +03:00
|
|
|
#define EXCP_INTERRUPT 256 /* async interruption */
|
2003-06-24 17:28:12 +04:00
|
|
|
#define EXCP_HLT 257 /* hlt instruction reached */
|
2003-03-03 17:32:43 +03:00
|
|
|
|
2003-03-01 20:13:26 +03:00
|
|
|
enum {
|
|
|
|
CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */
|
|
|
|
CC_OP_EFLAGS, /* all cc are explicitely computed, CC_SRC = flags */
|
|
|
|
CC_OP_MUL, /* modify all flags, C, O = (CC_SRC != 0) */
|
|
|
|
|
|
|
|
CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
|
|
|
CC_OP_ADDW,
|
|
|
|
CC_OP_ADDL,
|
|
|
|
|
2003-03-04 02:23:09 +03:00
|
|
|
CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
|
|
|
CC_OP_ADCW,
|
|
|
|
CC_OP_ADCL,
|
|
|
|
|
2003-03-01 20:13:26 +03:00
|
|
|
CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
|
|
|
CC_OP_SUBW,
|
|
|
|
CC_OP_SUBL,
|
|
|
|
|
2003-03-04 02:23:09 +03:00
|
|
|
CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
|
|
|
CC_OP_SBBW,
|
|
|
|
CC_OP_SBBL,
|
|
|
|
|
2003-03-01 20:13:26 +03:00
|
|
|
CC_OP_LOGICB, /* modify all flags, CC_DST = res */
|
|
|
|
CC_OP_LOGICW,
|
|
|
|
CC_OP_LOGICL,
|
|
|
|
|
2003-03-04 02:23:09 +03:00
|
|
|
CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
2003-03-01 20:13:26 +03:00
|
|
|
CC_OP_INCW,
|
|
|
|
CC_OP_INCL,
|
|
|
|
|
2003-03-04 02:23:09 +03:00
|
|
|
CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
2003-03-01 20:13:26 +03:00
|
|
|
CC_OP_DECW,
|
|
|
|
CC_OP_DECL,
|
|
|
|
|
|
|
|
CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */
|
|
|
|
CC_OP_SHLW,
|
|
|
|
CC_OP_SHLL,
|
|
|
|
|
2003-03-04 02:23:09 +03:00
|
|
|
CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */
|
|
|
|
CC_OP_SARW,
|
|
|
|
CC_OP_SARL,
|
|
|
|
|
2003-03-01 20:13:26 +03:00
|
|
|
CC_OP_NB,
|
|
|
|
};
|
|
|
|
|
2003-03-02 22:39:42 +03:00
|
|
|
#ifdef __i386__
|
2003-03-16 14:29:31 +03:00
|
|
|
#define USE_X86LDOUBLE
|
2003-03-02 22:39:42 +03:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef USE_X86LDOUBLE
|
|
|
|
typedef long double CPU86_LDouble;
|
|
|
|
#else
|
|
|
|
typedef double CPU86_LDouble;
|
|
|
|
#endif
|
|
|
|
|
2003-03-16 21:05:05 +03:00
|
|
|
typedef struct SegmentCache {
|
2003-06-21 17:09:53 +04:00
|
|
|
uint32_t selector;
|
2003-03-16 21:05:05 +03:00
|
|
|
uint8_t *base;
|
2003-06-24 17:28:12 +04:00
|
|
|
uint32_t limit;
|
|
|
|
uint32_t flags;
|
2003-03-16 21:05:05 +03:00
|
|
|
} SegmentCache;
|
|
|
|
|
2003-03-03 14:58:28 +03:00
|
|
|
typedef struct CPUX86State {
|
2003-03-01 20:13:26 +03:00
|
|
|
/* standard registers */
|
|
|
|
uint32_t regs[8];
|
2003-03-22 18:23:14 +03:00
|
|
|
uint32_t eip;
|
2003-03-29 19:52:44 +03:00
|
|
|
uint32_t eflags; /* eflags register. During CPU emulation, CC
|
|
|
|
flags and DF are set to zero because they are
|
2003-04-30 00:37:44 +04:00
|
|
|
stored elsewhere */
|
2003-03-03 17:32:43 +03:00
|
|
|
|
|
|
|
/* emulator internal eflags handling */
|
2003-03-01 20:13:26 +03:00
|
|
|
uint32_t cc_src;
|
|
|
|
uint32_t cc_dst;
|
|
|
|
uint32_t cc_op;
|
|
|
|
int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */
|
2003-03-03 17:32:43 +03:00
|
|
|
|
2003-03-02 22:39:42 +03:00
|
|
|
/* FPU state */
|
|
|
|
unsigned int fpstt; /* top of stack index */
|
|
|
|
unsigned int fpus;
|
|
|
|
unsigned int fpuc;
|
2003-03-03 17:32:43 +03:00
|
|
|
uint8_t fptags[8]; /* 0 = valid, 1 = empty */
|
|
|
|
CPU86_LDouble fpregs[8];
|
|
|
|
|
2003-03-01 20:13:26 +03:00
|
|
|
/* emulator internal variables */
|
2003-03-02 22:39:42 +03:00
|
|
|
CPU86_LDouble ft0;
|
2003-04-30 01:26:53 +04:00
|
|
|
union {
|
|
|
|
float f;
|
|
|
|
double d;
|
|
|
|
int i32;
|
|
|
|
int64_t i64;
|
|
|
|
} fp_convert;
|
2003-03-04 04:14:13 +03:00
|
|
|
|
2003-03-16 21:05:05 +03:00
|
|
|
/* segments */
|
2003-06-21 17:09:53 +04:00
|
|
|
SegmentCache segs[6]; /* selector values */
|
|
|
|
SegmentCache ldt;
|
|
|
|
SegmentCache tr;
|
|
|
|
SegmentCache gdt; /* only base and limit are used */
|
|
|
|
SegmentCache idt; /* only base and limit are used */
|
2003-03-16 21:05:05 +03:00
|
|
|
|
2003-03-23 19:49:39 +03:00
|
|
|
/* exception/interrupt handling */
|
2003-03-03 17:32:43 +03:00
|
|
|
jmp_buf jmp_env;
|
|
|
|
int exception_index;
|
2003-05-08 19:35:34 +04:00
|
|
|
int error_code;
|
2003-06-24 17:28:12 +04:00
|
|
|
int exception_is_int;
|
|
|
|
int exception_next_eip;
|
|
|
|
|
2003-06-21 17:09:53 +04:00
|
|
|
uint32_t cr[5]; /* NOTE: cr1 is unused */
|
|
|
|
uint32_t dr[8]; /* debug registers */
|
2003-06-24 17:28:12 +04:00
|
|
|
int interrupt_request; /* if true, will exit from cpu_exec() ASAP */
|
|
|
|
/* if true, will call cpu_x86_get_pic_interrupt() ASAP to get the
|
|
|
|
request interrupt number */
|
|
|
|
int hard_interrupt_request;
|
|
|
|
int user_mode_only; /* user mode only simulation */
|
2003-03-29 19:52:44 +03:00
|
|
|
|
|
|
|
/* user data */
|
|
|
|
void *opaque;
|
2003-03-03 14:58:28 +03:00
|
|
|
} CPUX86State;
|
2003-03-01 20:13:26 +03:00
|
|
|
|
2003-03-02 22:39:42 +03:00
|
|
|
#ifndef IN_OP_I386
|
2003-05-08 19:35:34 +04:00
|
|
|
void cpu_x86_outb(CPUX86State *env, int addr, int val);
|
|
|
|
void cpu_x86_outw(CPUX86State *env, int addr, int val);
|
|
|
|
void cpu_x86_outl(CPUX86State *env, int addr, int val);
|
|
|
|
int cpu_x86_inb(CPUX86State *env, int addr);
|
|
|
|
int cpu_x86_inw(CPUX86State *env, int addr);
|
|
|
|
int cpu_x86_inl(CPUX86State *env, int addr);
|
2003-03-02 22:39:42 +03:00
|
|
|
#endif
|
2003-03-01 20:13:26 +03:00
|
|
|
|
2003-03-03 14:58:28 +03:00
|
|
|
CPUX86State *cpu_x86_init(void);
|
|
|
|
int cpu_x86_exec(CPUX86State *s);
|
2003-03-23 19:49:39 +03:00
|
|
|
void cpu_x86_interrupt(CPUX86State *s);
|
2003-03-03 14:58:28 +03:00
|
|
|
void cpu_x86_close(CPUX86State *s);
|
2003-06-24 17:28:12 +04:00
|
|
|
int cpu_x86_get_pic_interrupt(CPUX86State *s);
|
2003-03-03 14:58:28 +03:00
|
|
|
|
2003-03-16 21:05:05 +03:00
|
|
|
/* needed to load some predefinied segment registers */
|
|
|
|
void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector);
|
|
|
|
|
2003-05-30 00:04:28 +04:00
|
|
|
/* simulate fsave/frstor */
|
|
|
|
void cpu_x86_fsave(CPUX86State *s, uint8_t *ptr, int data32);
|
|
|
|
void cpu_x86_frstor(CPUX86State *s, uint8_t *ptr, int data32);
|
|
|
|
|
2003-03-25 00:58:34 +03:00
|
|
|
/* you can call this signal handler from your SIGBUS and SIGSEGV
|
2003-03-23 19:49:39 +03:00
|
|
|
signal handlers to inform the virtual CPU of exceptions. non zero
|
|
|
|
is returned if the signal was handled by the virtual CPU. */
|
|
|
|
struct siginfo;
|
|
|
|
int cpu_x86_signal_handler(int host_signum, struct siginfo *info,
|
|
|
|
void *puc);
|
|
|
|
|
2003-06-24 17:28:12 +04:00
|
|
|
/* MMU defines */
|
|
|
|
void cpu_x86_init_mmu(CPUX86State *env);
|
|
|
|
extern CPUX86State *global_env;
|
|
|
|
extern int phys_ram_size;
|
|
|
|
extern int phys_ram_fd;
|
|
|
|
extern uint8_t *phys_ram_base;
|
|
|
|
|
2003-05-10 16:37:32 +04:00
|
|
|
/* used to debug */
|
|
|
|
#define X86_DUMP_FPU 0x0001 /* dump FPU state too */
|
|
|
|
#define X86_DUMP_CCOP 0x0002 /* dump qemu flag cache */
|
|
|
|
void cpu_x86_dump_state(CPUX86State *env, FILE *f, int flags);
|
|
|
|
|
2003-05-13 04:25:15 +04:00
|
|
|
#define TARGET_PAGE_BITS 12
|
2003-06-16 00:02:25 +04:00
|
|
|
#include "cpu-all.h"
|
2003-05-13 04:25:15 +04:00
|
|
|
|
2003-03-01 20:13:26 +03:00
|
|
|
#endif /* CPU_I386_H */
|