2009-08-31 18:07:15 +04:00
|
|
|
/*
|
|
|
|
* QEMU PCI VGA Emulator.
|
|
|
|
*
|
2012-10-15 10:02:56 +04:00
|
|
|
* see docs/specs/standard-vga.txt for virtual hardware specs.
|
|
|
|
*
|
2009-08-31 18:07:15 +04:00
|
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
2016-01-26 21:17:13 +03:00
|
|
|
#include "qemu/osdep.h"
|
2013-02-04 18:40:22 +04:00
|
|
|
#include "hw/hw.h"
|
|
|
|
#include "hw/pci/pci.h"
|
2013-03-18 20:36:02 +04:00
|
|
|
#include "vga_int.h"
|
2012-11-28 15:06:30 +04:00
|
|
|
#include "ui/pixel_ops.h"
|
2012-12-17 21:20:00 +04:00
|
|
|
#include "qemu/timer.h"
|
2013-02-04 18:40:22 +04:00
|
|
|
#include "hw/loader.h"
|
2009-08-31 18:07:15 +04:00
|
|
|
|
2012-10-15 10:02:55 +04:00
|
|
|
#define PCI_VGA_IOPORT_OFFSET 0x400
|
|
|
|
#define PCI_VGA_IOPORT_SIZE (0x3e0 - 0x3c0)
|
|
|
|
#define PCI_VGA_BOCHS_OFFSET 0x500
|
|
|
|
#define PCI_VGA_BOCHS_SIZE (0x0b * 2)
|
2014-09-23 14:45:56 +04:00
|
|
|
#define PCI_VGA_QEXT_OFFSET 0x600
|
|
|
|
#define PCI_VGA_QEXT_SIZE (2 * 4)
|
2012-10-15 10:02:55 +04:00
|
|
|
#define PCI_VGA_MMIO_SIZE 0x1000
|
|
|
|
|
2014-09-23 14:45:56 +04:00
|
|
|
#define PCI_VGA_QEXT_REG_SIZE (0 * 4)
|
|
|
|
#define PCI_VGA_QEXT_REG_BYTEORDER (1 * 4)
|
|
|
|
#define PCI_VGA_QEXT_LITTLE_ENDIAN 0x1e1e1e1e
|
|
|
|
#define PCI_VGA_QEXT_BIG_ENDIAN 0xbebebebe
|
|
|
|
|
2012-10-15 10:02:55 +04:00
|
|
|
enum vga_pci_flags {
|
|
|
|
PCI_VGA_FLAG_ENABLE_MMIO = 1,
|
2014-09-23 14:45:56 +04:00
|
|
|
PCI_VGA_FLAG_ENABLE_QEXT = 2,
|
2012-10-15 10:02:55 +04:00
|
|
|
};
|
|
|
|
|
2009-08-31 18:07:15 +04:00
|
|
|
typedef struct PCIVGAState {
|
|
|
|
PCIDevice dev;
|
|
|
|
VGACommonState vga;
|
2012-10-15 10:02:55 +04:00
|
|
|
uint32_t flags;
|
|
|
|
MemoryRegion mmio;
|
2015-04-08 10:50:46 +03:00
|
|
|
MemoryRegion mrs[3];
|
2009-08-31 18:07:15 +04:00
|
|
|
} PCIVGAState;
|
|
|
|
|
2015-05-12 12:27:08 +03:00
|
|
|
#define TYPE_PCI_VGA "pci-vga"
|
|
|
|
#define PCI_VGA(obj) OBJECT_CHECK(PCIVGAState, (obj), TYPE_PCI_VGA)
|
|
|
|
|
2009-10-14 17:42:44 +04:00
|
|
|
static const VMStateDescription vmstate_vga_pci = {
|
|
|
|
.name = "vga",
|
|
|
|
.version_id = 2,
|
|
|
|
.minimum_version_id = 2,
|
2014-04-16 17:32:32 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2009-10-14 17:42:44 +04:00
|
|
|
VMSTATE_PCI_DEVICE(dev, PCIVGAState),
|
|
|
|
VMSTATE_STRUCT(vga, PCIVGAState, 0, vmstate_vga_common, VGACommonState),
|
|
|
|
VMSTATE_END_OF_LIST()
|
2009-08-31 18:07:15 +04:00
|
|
|
}
|
2009-10-14 17:42:44 +04:00
|
|
|
};
|
2009-08-31 18:07:15 +04:00
|
|
|
|
2012-10-23 14:30:10 +04:00
|
|
|
static uint64_t pci_vga_ioport_read(void *ptr, hwaddr addr,
|
2012-10-15 10:02:55 +04:00
|
|
|
unsigned size)
|
|
|
|
{
|
2015-04-08 10:09:49 +03:00
|
|
|
VGACommonState *s = ptr;
|
2012-10-15 10:02:55 +04:00
|
|
|
uint64_t ret = 0;
|
|
|
|
|
|
|
|
switch (size) {
|
|
|
|
case 1:
|
2015-04-08 10:09:49 +03:00
|
|
|
ret = vga_ioport_read(s, addr + 0x3c0);
|
2012-10-15 10:02:55 +04:00
|
|
|
break;
|
|
|
|
case 2:
|
2015-04-08 10:09:49 +03:00
|
|
|
ret = vga_ioport_read(s, addr + 0x3c0);
|
|
|
|
ret |= vga_ioport_read(s, addr + 0x3c1) << 8;
|
2012-10-15 10:02:55 +04:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2012-10-23 14:30:10 +04:00
|
|
|
static void pci_vga_ioport_write(void *ptr, hwaddr addr,
|
2012-10-15 10:02:55 +04:00
|
|
|
uint64_t val, unsigned size)
|
|
|
|
{
|
2015-04-08 10:09:49 +03:00
|
|
|
VGACommonState *s = ptr;
|
2012-11-13 01:33:21 +04:00
|
|
|
|
2012-10-15 10:02:55 +04:00
|
|
|
switch (size) {
|
|
|
|
case 1:
|
2015-04-08 10:09:49 +03:00
|
|
|
vga_ioport_write(s, addr + 0x3c0, val);
|
2012-10-15 10:02:55 +04:00
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
/*
|
|
|
|
* Update bytes in little endian order. Allows to update
|
|
|
|
* indexed registers with a single word write because the
|
|
|
|
* index byte is updated first.
|
|
|
|
*/
|
2015-04-08 10:09:49 +03:00
|
|
|
vga_ioport_write(s, addr + 0x3c0, val & 0xff);
|
|
|
|
vga_ioport_write(s, addr + 0x3c1, (val >> 8) & 0xff);
|
2012-10-15 10:02:55 +04:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static const MemoryRegionOps pci_vga_ioport_ops = {
|
|
|
|
.read = pci_vga_ioport_read,
|
|
|
|
.write = pci_vga_ioport_write,
|
|
|
|
.valid.min_access_size = 1,
|
|
|
|
.valid.max_access_size = 4,
|
|
|
|
.impl.min_access_size = 1,
|
|
|
|
.impl.max_access_size = 2,
|
|
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
|
|
};
|
|
|
|
|
2012-10-23 14:30:10 +04:00
|
|
|
static uint64_t pci_vga_bochs_read(void *ptr, hwaddr addr,
|
2012-10-15 10:02:55 +04:00
|
|
|
unsigned size)
|
|
|
|
{
|
2015-04-08 10:09:49 +03:00
|
|
|
VGACommonState *s = ptr;
|
2012-10-15 10:02:55 +04:00
|
|
|
int index = addr >> 1;
|
|
|
|
|
2015-04-08 10:09:49 +03:00
|
|
|
vbe_ioport_write_index(s, 0, index);
|
|
|
|
return vbe_ioport_read_data(s, 0);
|
2012-10-15 10:02:55 +04:00
|
|
|
}
|
|
|
|
|
2012-10-23 14:30:10 +04:00
|
|
|
static void pci_vga_bochs_write(void *ptr, hwaddr addr,
|
2012-10-15 10:02:55 +04:00
|
|
|
uint64_t val, unsigned size)
|
|
|
|
{
|
2015-04-08 10:09:49 +03:00
|
|
|
VGACommonState *s = ptr;
|
2012-10-15 10:02:55 +04:00
|
|
|
int index = addr >> 1;
|
|
|
|
|
2015-04-08 10:09:49 +03:00
|
|
|
vbe_ioport_write_index(s, 0, index);
|
|
|
|
vbe_ioport_write_data(s, 0, val);
|
2012-10-15 10:02:55 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
static const MemoryRegionOps pci_vga_bochs_ops = {
|
|
|
|
.read = pci_vga_bochs_read,
|
|
|
|
.write = pci_vga_bochs_write,
|
|
|
|
.valid.min_access_size = 1,
|
|
|
|
.valid.max_access_size = 4,
|
|
|
|
.impl.min_access_size = 2,
|
|
|
|
.impl.max_access_size = 2,
|
|
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
|
|
};
|
|
|
|
|
2014-09-23 14:45:56 +04:00
|
|
|
static uint64_t pci_vga_qext_read(void *ptr, hwaddr addr, unsigned size)
|
|
|
|
{
|
2015-04-08 10:09:49 +03:00
|
|
|
VGACommonState *s = ptr;
|
2014-09-23 14:45:56 +04:00
|
|
|
|
|
|
|
switch (addr) {
|
|
|
|
case PCI_VGA_QEXT_REG_SIZE:
|
|
|
|
return PCI_VGA_QEXT_SIZE;
|
|
|
|
case PCI_VGA_QEXT_REG_BYTEORDER:
|
2015-04-08 10:09:49 +03:00
|
|
|
return s->big_endian_fb ?
|
2014-09-23 14:45:56 +04:00
|
|
|
PCI_VGA_QEXT_BIG_ENDIAN : PCI_VGA_QEXT_LITTLE_ENDIAN;
|
|
|
|
default:
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void pci_vga_qext_write(void *ptr, hwaddr addr,
|
|
|
|
uint64_t val, unsigned size)
|
|
|
|
{
|
2015-04-08 10:09:49 +03:00
|
|
|
VGACommonState *s = ptr;
|
2014-09-23 14:45:56 +04:00
|
|
|
|
|
|
|
switch (addr) {
|
|
|
|
case PCI_VGA_QEXT_REG_BYTEORDER:
|
|
|
|
if (val == PCI_VGA_QEXT_BIG_ENDIAN) {
|
2015-04-08 10:09:49 +03:00
|
|
|
s->big_endian_fb = true;
|
2014-09-23 14:45:56 +04:00
|
|
|
}
|
|
|
|
if (val == PCI_VGA_QEXT_LITTLE_ENDIAN) {
|
2015-04-08 10:09:49 +03:00
|
|
|
s->big_endian_fb = false;
|
2014-09-23 14:45:56 +04:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2015-02-10 07:36:15 +03:00
|
|
|
static bool vga_get_big_endian_fb(Object *obj, Error **errp)
|
|
|
|
{
|
2015-05-12 12:27:08 +03:00
|
|
|
PCIVGAState *d = PCI_VGA(PCI_DEVICE(obj));
|
2015-02-10 07:36:15 +03:00
|
|
|
|
|
|
|
return d->vga.big_endian_fb;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void vga_set_big_endian_fb(Object *obj, bool value, Error **errp)
|
|
|
|
{
|
2015-05-12 12:27:08 +03:00
|
|
|
PCIVGAState *d = PCI_VGA(PCI_DEVICE(obj));
|
2015-02-10 07:36:15 +03:00
|
|
|
|
|
|
|
d->vga.big_endian_fb = value;
|
|
|
|
}
|
|
|
|
|
2014-09-23 14:45:56 +04:00
|
|
|
static const MemoryRegionOps pci_vga_qext_ops = {
|
|
|
|
.read = pci_vga_qext_read,
|
|
|
|
.write = pci_vga_qext_write,
|
|
|
|
.valid.min_access_size = 4,
|
|
|
|
.valid.max_access_size = 4,
|
|
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
|
|
};
|
|
|
|
|
2014-09-10 16:25:45 +04:00
|
|
|
void pci_std_vga_mmio_region_init(VGACommonState *s,
|
|
|
|
MemoryRegion *parent,
|
|
|
|
MemoryRegion *subs,
|
|
|
|
bool qext)
|
2015-04-08 10:50:46 +03:00
|
|
|
{
|
|
|
|
memory_region_init_io(&subs[0], NULL, &pci_vga_ioport_ops, s,
|
|
|
|
"vga ioports remapped", PCI_VGA_IOPORT_SIZE);
|
|
|
|
memory_region_add_subregion(parent, PCI_VGA_IOPORT_OFFSET,
|
|
|
|
&subs[0]);
|
|
|
|
|
|
|
|
memory_region_init_io(&subs[1], NULL, &pci_vga_bochs_ops, s,
|
|
|
|
"bochs dispi interface", PCI_VGA_BOCHS_SIZE);
|
|
|
|
memory_region_add_subregion(parent, PCI_VGA_BOCHS_OFFSET,
|
|
|
|
&subs[1]);
|
|
|
|
|
|
|
|
if (qext) {
|
|
|
|
memory_region_init_io(&subs[2], NULL, &pci_vga_qext_ops, s,
|
|
|
|
"qemu extended regs", PCI_VGA_QEXT_SIZE);
|
|
|
|
memory_region_add_subregion(parent, PCI_VGA_QEXT_OFFSET,
|
|
|
|
&subs[2]);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2015-01-19 17:52:30 +03:00
|
|
|
static void pci_std_vga_realize(PCIDevice *dev, Error **errp)
|
2009-08-31 18:07:15 +04:00
|
|
|
{
|
2015-05-12 12:27:08 +03:00
|
|
|
PCIVGAState *d = PCI_VGA(dev);
|
2012-10-15 10:02:54 +04:00
|
|
|
VGACommonState *s = &d->vga;
|
2015-04-08 10:50:46 +03:00
|
|
|
bool qext = false;
|
2009-08-31 18:07:15 +04:00
|
|
|
|
2012-10-15 10:02:54 +04:00
|
|
|
/* vga + console init */
|
2013-10-11 21:56:59 +04:00
|
|
|
vga_common_init(s, OBJECT(dev), true);
|
2013-06-07 05:21:13 +04:00
|
|
|
vga_init(s, OBJECT(dev), pci_address_space(dev), pci_address_space_io(dev),
|
|
|
|
true);
|
2009-08-31 18:07:15 +04:00
|
|
|
|
2014-01-24 18:35:21 +04:00
|
|
|
s->con = graphic_console_init(DEVICE(dev), 0, s->hw_ops, s);
|
2009-08-31 18:07:15 +04:00
|
|
|
|
2012-10-15 10:02:54 +04:00
|
|
|
/* XXX: VGA_RAM_SIZE must be a power of two */
|
|
|
|
pci_register_bar(&d->dev, 0, PCI_BASE_ADDRESS_MEM_PREFETCH, &s->vram);
|
2009-08-31 18:07:15 +04:00
|
|
|
|
2012-10-15 10:02:55 +04:00
|
|
|
/* mmio bar for vga register access */
|
|
|
|
if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_MMIO)) {
|
2013-06-06 13:41:28 +04:00
|
|
|
memory_region_init(&d->mmio, NULL, "vga.mmio", 4096);
|
2014-09-23 14:45:56 +04:00
|
|
|
|
|
|
|
if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_QEXT)) {
|
2015-04-08 10:50:46 +03:00
|
|
|
qext = true;
|
2014-09-23 14:45:56 +04:00
|
|
|
pci_set_byte(&d->dev.config[PCI_REVISION_ID], 2);
|
|
|
|
}
|
2015-04-08 10:50:46 +03:00
|
|
|
pci_std_vga_mmio_region_init(s, &d->mmio, d->mrs, qext);
|
2014-09-23 14:45:56 +04:00
|
|
|
|
2012-10-15 10:02:55 +04:00
|
|
|
pci_register_bar(&d->dev, 2, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio);
|
|
|
|
}
|
|
|
|
|
2012-10-15 10:02:54 +04:00
|
|
|
if (!dev->rom_bar) {
|
|
|
|
/* compatibility with pc-0.13 and older */
|
2013-06-07 05:21:13 +04:00
|
|
|
vga_init_vbe(s, OBJECT(dev), pci_address_space(dev));
|
2012-10-15 10:02:54 +04:00
|
|
|
}
|
2009-08-31 18:07:15 +04:00
|
|
|
}
|
|
|
|
|
2015-02-10 07:36:15 +03:00
|
|
|
static void pci_std_vga_init(Object *obj)
|
|
|
|
{
|
|
|
|
/* Expose framebuffer byteorder via QOM */
|
|
|
|
object_property_add_bool(obj, "big-endian-framebuffer",
|
|
|
|
vga_get_big_endian_fb, vga_set_big_endian_fb, NULL);
|
|
|
|
}
|
|
|
|
|
2015-01-19 17:52:30 +03:00
|
|
|
static void pci_secondary_vga_realize(PCIDevice *dev, Error **errp)
|
2012-11-12 17:29:47 +04:00
|
|
|
{
|
2015-05-12 12:27:08 +03:00
|
|
|
PCIVGAState *d = PCI_VGA(dev);
|
2012-11-12 17:29:47 +04:00
|
|
|
VGACommonState *s = &d->vga;
|
2015-04-08 10:50:46 +03:00
|
|
|
bool qext = false;
|
2012-11-12 17:29:47 +04:00
|
|
|
|
|
|
|
/* vga + console init */
|
|
|
|
vga_common_init(s, OBJECT(dev), false);
|
|
|
|
s->con = graphic_console_init(DEVICE(dev), 0, s->hw_ops, s);
|
|
|
|
|
|
|
|
/* mmio bar */
|
|
|
|
memory_region_init(&d->mmio, OBJECT(dev), "vga.mmio", 4096);
|
|
|
|
|
2014-09-23 14:45:56 +04:00
|
|
|
if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_QEXT)) {
|
2015-04-08 10:50:46 +03:00
|
|
|
qext = true;
|
2014-09-23 14:45:56 +04:00
|
|
|
pci_set_byte(&d->dev.config[PCI_REVISION_ID], 2);
|
|
|
|
}
|
2015-04-08 10:50:46 +03:00
|
|
|
pci_std_vga_mmio_region_init(s, &d->mmio, d->mrs, qext);
|
2014-09-23 14:45:56 +04:00
|
|
|
|
2012-11-12 17:29:47 +04:00
|
|
|
pci_register_bar(&d->dev, 0, PCI_BASE_ADDRESS_MEM_PREFETCH, &s->vram);
|
|
|
|
pci_register_bar(&d->dev, 2, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio);
|
2015-02-10 07:36:15 +03:00
|
|
|
}
|
2012-11-12 17:29:47 +04:00
|
|
|
|
2018-03-13 20:17:29 +03:00
|
|
|
static void pci_secondary_vga_exit(PCIDevice *dev)
|
|
|
|
{
|
|
|
|
PCIVGAState *d = PCI_VGA(dev);
|
|
|
|
VGACommonState *s = &d->vga;
|
|
|
|
|
|
|
|
graphic_console_close(s->con);
|
|
|
|
}
|
|
|
|
|
2015-02-10 07:36:15 +03:00
|
|
|
static void pci_secondary_vga_init(Object *obj)
|
|
|
|
{
|
|
|
|
/* Expose framebuffer byteorder via QOM */
|
|
|
|
object_property_add_bool(obj, "big-endian-framebuffer",
|
|
|
|
vga_get_big_endian_fb, vga_set_big_endian_fb, NULL);
|
2012-11-12 17:29:47 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
static void pci_secondary_vga_reset(DeviceState *dev)
|
|
|
|
{
|
2015-05-12 12:27:08 +03:00
|
|
|
PCIVGAState *d = PCI_VGA(PCI_DEVICE(dev));
|
2012-11-12 17:29:47 +04:00
|
|
|
vga_common_reset(&d->vga);
|
|
|
|
}
|
|
|
|
|
2012-05-24 11:59:44 +04:00
|
|
|
static Property vga_pci_properties[] = {
|
2012-06-11 12:42:53 +04:00
|
|
|
DEFINE_PROP_UINT32("vgamem_mb", PCIVGAState, vga.vram_size_mb, 16),
|
2012-10-15 10:02:55 +04:00
|
|
|
DEFINE_PROP_BIT("mmio", PCIVGAState, flags, PCI_VGA_FLAG_ENABLE_MMIO, true),
|
2014-09-23 14:45:56 +04:00
|
|
|
DEFINE_PROP_BIT("qemu-extended-regs",
|
|
|
|
PCIVGAState, flags, PCI_VGA_FLAG_ENABLE_QEXT, true),
|
2012-05-24 11:59:44 +04:00
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
2012-11-12 17:29:47 +04:00
|
|
|
static Property secondary_pci_properties[] = {
|
|
|
|
DEFINE_PROP_UINT32("vgamem_mb", PCIVGAState, vga.vram_size_mb, 16),
|
2014-09-23 14:45:56 +04:00
|
|
|
DEFINE_PROP_BIT("qemu-extended-regs",
|
|
|
|
PCIVGAState, flags, PCI_VGA_FLAG_ENABLE_QEXT, true),
|
2012-11-12 17:29:47 +04:00
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
2015-05-12 12:27:08 +03:00
|
|
|
static void vga_pci_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
|
|
|
|
|
|
k->vendor_id = PCI_VENDOR_ID_QEMU;
|
|
|
|
k->device_id = PCI_DEVICE_ID_QEMU_VGA;
|
|
|
|
dc->vmsd = &vmstate_vga_pci;
|
|
|
|
set_bit(DEVICE_CATEGORY_DISPLAY, dc->categories);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const TypeInfo vga_pci_type_info = {
|
|
|
|
.name = TYPE_PCI_VGA,
|
|
|
|
.parent = TYPE_PCI_DEVICE,
|
|
|
|
.instance_size = sizeof(PCIVGAState),
|
|
|
|
.abstract = true,
|
|
|
|
.class_init = vga_pci_class_init,
|
2017-09-27 22:56:34 +03:00
|
|
|
.interfaces = (InterfaceInfo[]) {
|
|
|
|
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
|
|
|
{ },
|
|
|
|
},
|
2015-05-12 12:27:08 +03:00
|
|
|
};
|
|
|
|
|
2011-12-04 22:22:06 +04:00
|
|
|
static void vga_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
2011-12-08 07:34:16 +04:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
2011-12-04 22:22:06 +04:00
|
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
|
|
|
2015-01-19 17:52:30 +03:00
|
|
|
k->realize = pci_std_vga_realize;
|
2011-12-04 22:22:06 +04:00
|
|
|
k->romfile = "vgabios-stdvga.bin";
|
|
|
|
k->class_id = PCI_CLASS_DISPLAY_VGA;
|
2012-05-24 11:59:44 +04:00
|
|
|
dc->props = vga_pci_properties;
|
2014-02-05 19:36:48 +04:00
|
|
|
dc->hotpluggable = false;
|
2011-12-04 22:22:06 +04:00
|
|
|
}
|
2011-05-25 05:58:31 +04:00
|
|
|
|
2012-11-12 17:29:47 +04:00
|
|
|
static void secondary_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
|
|
|
2015-01-19 17:52:30 +03:00
|
|
|
k->realize = pci_secondary_vga_realize;
|
2018-03-13 20:17:29 +03:00
|
|
|
k->exit = pci_secondary_vga_exit;
|
2012-11-12 17:29:47 +04:00
|
|
|
k->class_id = PCI_CLASS_DISPLAY_OTHER;
|
|
|
|
dc->props = secondary_pci_properties;
|
|
|
|
dc->reset = pci_secondary_vga_reset;
|
|
|
|
}
|
|
|
|
|
2013-01-10 19:19:07 +04:00
|
|
|
static const TypeInfo vga_info = {
|
2011-12-08 07:34:16 +04:00
|
|
|
.name = "VGA",
|
2015-05-12 12:27:08 +03:00
|
|
|
.parent = TYPE_PCI_VGA,
|
2015-02-10 07:36:15 +03:00
|
|
|
.instance_init = pci_std_vga_init,
|
2011-12-08 07:34:16 +04:00
|
|
|
.class_init = vga_class_init,
|
2009-08-31 18:07:15 +04:00
|
|
|
};
|
|
|
|
|
2012-11-12 17:29:47 +04:00
|
|
|
static const TypeInfo secondary_info = {
|
|
|
|
.name = "secondary-vga",
|
2015-05-12 12:27:08 +03:00
|
|
|
.parent = TYPE_PCI_VGA,
|
2015-02-10 07:36:15 +03:00
|
|
|
.instance_init = pci_secondary_vga_init,
|
2012-11-12 17:29:47 +04:00
|
|
|
.class_init = secondary_class_init,
|
|
|
|
};
|
|
|
|
|
2012-02-09 18:20:55 +04:00
|
|
|
static void vga_register_types(void)
|
2009-08-31 18:07:15 +04:00
|
|
|
{
|
2015-05-12 12:27:08 +03:00
|
|
|
type_register_static(&vga_pci_type_info);
|
2011-12-08 07:34:16 +04:00
|
|
|
type_register_static(&vga_info);
|
2012-11-12 17:29:47 +04:00
|
|
|
type_register_static(&secondary_info);
|
2009-08-31 18:07:15 +04:00
|
|
|
}
|
2012-02-09 18:20:55 +04:00
|
|
|
|
|
|
|
type_init(vga_register_types)
|