2019-03-22 21:51:19 +03:00
|
|
|
/*
|
|
|
|
* Alpha cpu parameters for qemu.
|
|
|
|
*
|
|
|
|
* Copyright (c) 2007 Jocelyn Mayer
|
|
|
|
* SPDX-License-Identifier: LGPL-2.0+
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef ALPHA_CPU_PARAM_H
|
2022-05-06 16:49:10 +03:00
|
|
|
#define ALPHA_CPU_PARAM_H
|
2019-03-22 21:51:19 +03:00
|
|
|
|
|
|
|
#define TARGET_LONG_BITS 64
|
2020-05-13 20:51:30 +03:00
|
|
|
|
2019-03-22 21:51:19 +03:00
|
|
|
/* ??? EV4 has 34 phys addr bits, EV5 has 40, EV6 has 44. */
|
|
|
|
#define TARGET_PHYS_ADDR_SPACE_BITS 44
|
2024-01-02 04:58:08 +03:00
|
|
|
|
|
|
|
#ifdef CONFIG_USER_ONLY
|
|
|
|
/*
|
|
|
|
* Allow user-only to vary page size. Real hardware allows only 8k and 64k,
|
|
|
|
* but since any variance means guests cannot assume a fixed value, allow
|
|
|
|
* a 4k minimum to match x86 host, which can minimize emulation issues.
|
|
|
|
*/
|
|
|
|
# define TARGET_PAGE_BITS_VARY
|
|
|
|
# define TARGET_PAGE_BITS_MIN 12
|
|
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 63
|
|
|
|
#else
|
|
|
|
# define TARGET_PAGE_BITS 13
|
|
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS (30 + TARGET_PAGE_BITS)
|
|
|
|
#endif
|
2020-05-13 20:51:30 +03:00
|
|
|
|
2023-12-05 16:31:59 +03:00
|
|
|
/* Alpha processors have a weak memory model */
|
|
|
|
#define TCG_GUEST_DEFAULT_MO (0)
|
|
|
|
|
2019-03-22 21:51:19 +03:00
|
|
|
#endif
|