2009-10-07 04:41:02 +04:00
|
|
|
# Default configuration for mips64el-softmmu
|
2009-10-07 04:41:06 +04:00
|
|
|
|
2016-03-02 16:21:11 +03:00
|
|
|
include mips-softmmu-common.mak
|
2010-06-29 06:49:50 +04:00
|
|
|
CONFIG_IDE_VIA=y
|
2010-03-27 10:26:16 +03:00
|
|
|
CONFIG_RC4030=y
|
|
|
|
|
CONFIG_DP8393X=y
|
|
|
|
|
CONFIG_DS1225Y=y
|
2010-06-29 06:48:55 +04:00
|
|
|
CONFIG_FULONG=y
|
2015-06-03 23:45:35 +03:00
|
|
|
CONFIG_JAZZ=y
|
2011-09-05 00:51:28 +04:00
|
|
|
CONFIG_G364FB=y
|
2012-02-17 23:27:17 +04:00
|
|
|
CONFIG_JAZZ_LED=y
|
2013-02-05 17:13:04 +04:00
|
|
|
CONFIG_VT82C686=y
|
2019-01-23 09:56:04 +03:00
|
|
|
CONFIG_AHCI=y
|
hw/mips: MIPS Boston board support
Introduce support for emulating the MIPS Boston development board. The
Boston board is built around an FPGA & 3 PCIe controllers, one of which
is connected to an Intel EG20T Platform Controller Hub. It is used
during the development & debug of new CPUs and the software intended to
run on them, and is essentially the successor to the older MIPS Malta
board.
This patch does not implement the EG20T, instead connecting an already
supported ICH-9 AHCI controller. Whilst this isn't accurate it's enough
for typical stock Boston software (eg. Linux kernels) to work with hard
disks given that both the ICH-9 & EG20T implement the AHCI
specification.
Boston boards typically boot kernels in the FIT image format, and this
patch will treat kernels provided to QEMU as such. When loading a kernel
directly, the board code will generate minimal firmware much as the
Malta board code does. This firmware will set up the CM, CPC & GIC
register base addresses then set argument registers & jump to the kernel
entry point. Alternatively, bootloader code may be loaded using the bios
argument in which case no firmware will be generated & execution will
proceed from the start of the boot code at the default MIPS boot
exception vector (offset 0x1fc00000 into (c)kseg1).
Currently real Boston boards are always used with FPGA bitfiles that
include a Global Interrupt Controller (GIC), so the interrupt
configuration is only defined for such cases. Therefore the board will
only allow use of CPUs which implement the CPS components, including the
GIC, and will otherwise exit with a message.
Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Reviewed-by: Yongbok Kim <yongbok.kim@imgtec.com>
[yongbok.kim@imgtec.com:
isolated boston machine support for mips64el.
updated for recent Chardev changes.
ignore missing bios/kernel for qtest.
added default -drive to if=ide explicitly.
changed default memory size into 1G due to make check failure
on 32-bit hosts]
Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com>
2016-09-08 17:51:58 +03:00
|
|
|
CONFIG_MIPS_BOSTON=y
|
|
|
|
|
CONFIG_FITLOADER=y
|
2019-01-23 09:56:03 +03:00
|
|
|
CONFIG_PCI_EXPRESS=y
|
2019-02-02 10:24:33 +03:00
|
|
|
CONFIG_PCI_EXPRESS_XILINX=y
|