2007-04-07 22:14:41 +04:00
|
|
|
/*
|
|
|
|
* QEMU IRQ/GPIO common code.
|
2007-09-17 01:08:06 +04:00
|
|
|
*
|
2007-04-07 22:14:41 +04:00
|
|
|
* Copyright (c) 2007 CodeSourcery.
|
2007-09-17 01:08:06 +04:00
|
|
|
*
|
2007-04-07 22:14:41 +04:00
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
2016-01-26 21:17:29 +03:00
|
|
|
#include "qemu/osdep.h"
|
tcg: drop global lock during TCG code execution
This finally allows TCG to benefit from the iothread introduction: Drop
the global mutex while running pure TCG CPU code. Reacquire the lock
when entering MMIO or PIO emulation, or when leaving the TCG loop.
We have to revert a few optimization for the current TCG threading
model, namely kicking the TCG thread in qemu_mutex_lock_iothread and not
kicking it in qemu_cpu_kick. We also need to disable RAM block
reordering until we have a more efficient locking mechanism at hand.
Still, a Linux x86 UP guest and my Musicpal ARM model boot fine here.
These numbers demonstrate where we gain something:
20338 jan 20 0 331m 75m 6904 R 99 0.9 0:50.95 qemu-system-arm
20337 jan 20 0 331m 75m 6904 S 20 0.9 0:26.50 qemu-system-arm
The guest CPU was fully loaded, but the iothread could still run mostly
independent on a second core. Without the patch we don't get beyond
32206 jan 20 0 330m 73m 7036 R 82 0.9 1:06.00 qemu-system-arm
32204 jan 20 0 330m 73m 7036 S 21 0.9 0:17.03 qemu-system-arm
We don't benefit significantly, though, when the guest is not fully
loading a host CPU.
Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>
Message-Id: <1439220437-23957-10-git-send-email-fred.konrad@greensocs.com>
[FK: Rebase, fix qemu_devices_reset deadlock, rm address_space_* mutex]
Signed-off-by: KONRAD Frederic <fred.konrad@greensocs.com>
[EGC: fixed iothread lock for cpu-exec IRQ handling]
Signed-off-by: Emilio G. Cota <cota@braap.org>
[AJB: -smp single-threaded fix, clean commit msg, BQL fixes]
Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Richard Henderson <rth@twiddle.net>
Reviewed-by: Pranith Kumar <bobby.prani@gmail.com>
[PM: target-arm changes]
Acked-by: Peter Maydell <peter.maydell@linaro.org>
2017-02-23 21:29:11 +03:00
|
|
|
#include "qemu/main-loop.h"
|
2013-02-04 18:40:22 +04:00
|
|
|
#include "hw/irq.h"
|
2014-06-18 11:57:08 +04:00
|
|
|
#include "qom/object.h"
|
|
|
|
|
2020-09-01 00:07:33 +03:00
|
|
|
DECLARE_INSTANCE_CHECKER(struct IRQState, IRQ,
|
|
|
|
TYPE_IRQ)
|
2007-04-07 22:14:41 +04:00
|
|
|
|
|
|
|
struct IRQState {
|
2014-06-18 11:57:08 +04:00
|
|
|
Object parent_obj;
|
|
|
|
|
2007-04-07 22:14:41 +04:00
|
|
|
qemu_irq_handler handler;
|
|
|
|
void *opaque;
|
|
|
|
int n;
|
|
|
|
};
|
|
|
|
|
|
|
|
void qemu_set_irq(qemu_irq irq, int level)
|
|
|
|
{
|
|
|
|
if (!irq)
|
|
|
|
return;
|
|
|
|
|
|
|
|
irq->handler(irq->opaque, irq->n, level);
|
|
|
|
}
|
|
|
|
|
2012-07-31 06:24:06 +04:00
|
|
|
qemu_irq *qemu_extend_irqs(qemu_irq *old, int n_old, qemu_irq_handler handler,
|
|
|
|
void *opaque, int n)
|
2007-04-07 22:14:41 +04:00
|
|
|
{
|
|
|
|
qemu_irq *s;
|
|
|
|
int i;
|
|
|
|
|
2012-07-31 06:24:06 +04:00
|
|
|
if (!old) {
|
|
|
|
n_old = 0;
|
|
|
|
}
|
|
|
|
s = old ? g_renew(qemu_irq, old, n + n_old) : g_new(qemu_irq, n);
|
2014-06-18 11:56:31 +04:00
|
|
|
for (i = n_old; i < n + n_old; i++) {
|
|
|
|
s[i] = qemu_allocate_irq(handler, opaque, i);
|
2007-04-07 22:14:41 +04:00
|
|
|
}
|
|
|
|
return s;
|
|
|
|
}
|
|
|
|
|
2012-07-31 06:24:06 +04:00
|
|
|
qemu_irq *qemu_allocate_irqs(qemu_irq_handler handler, void *opaque, int n)
|
|
|
|
{
|
|
|
|
return qemu_extend_irqs(NULL, 0, handler, opaque, n);
|
|
|
|
}
|
|
|
|
|
2013-10-07 11:36:34 +04:00
|
|
|
qemu_irq qemu_allocate_irq(qemu_irq_handler handler, void *opaque, int n)
|
|
|
|
{
|
|
|
|
struct IRQState *irq;
|
|
|
|
|
2014-06-18 11:57:08 +04:00
|
|
|
irq = IRQ(object_new(TYPE_IRQ));
|
2013-10-07 11:36:34 +04:00
|
|
|
irq->handler = handler;
|
|
|
|
irq->opaque = opaque;
|
|
|
|
irq->n = n;
|
|
|
|
|
|
|
|
return irq;
|
|
|
|
}
|
2012-07-31 06:24:06 +04:00
|
|
|
|
2014-06-18 11:56:31 +04:00
|
|
|
void qemu_free_irqs(qemu_irq *s, int n)
|
2009-02-11 18:21:04 +03:00
|
|
|
{
|
2014-06-18 11:56:31 +04:00
|
|
|
int i;
|
|
|
|
for (i = 0; i < n; i++) {
|
|
|
|
qemu_free_irq(s[i]);
|
|
|
|
}
|
2011-08-21 07:09:37 +04:00
|
|
|
g_free(s);
|
2009-02-11 18:21:04 +03:00
|
|
|
}
|
|
|
|
|
2013-10-07 11:36:34 +04:00
|
|
|
void qemu_free_irq(qemu_irq irq)
|
|
|
|
{
|
2014-06-18 11:57:08 +04:00
|
|
|
object_unref(OBJECT(irq));
|
2013-10-07 11:36:34 +04:00
|
|
|
}
|
|
|
|
|
2007-10-29 13:59:29 +03:00
|
|
|
static void qemu_notirq(void *opaque, int line, int level)
|
|
|
|
{
|
|
|
|
struct IRQState *irq = opaque;
|
|
|
|
|
|
|
|
irq->handler(irq->opaque, irq->n, !level);
|
|
|
|
}
|
|
|
|
|
|
|
|
qemu_irq qemu_irq_invert(qemu_irq irq)
|
|
|
|
{
|
2007-11-18 17:36:08 +03:00
|
|
|
/* The default state for IRQs is low, so raise the output now. */
|
|
|
|
qemu_irq_raise(irq);
|
2014-06-18 11:55:18 +04:00
|
|
|
return qemu_allocate_irq(qemu_notirq, irq, 0);
|
2007-10-29 13:59:29 +03:00
|
|
|
}
|
2011-02-21 23:57:52 +03:00
|
|
|
|
|
|
|
static void qemu_splitirq(void *opaque, int line, int level)
|
|
|
|
{
|
|
|
|
struct IRQState **irq = opaque;
|
|
|
|
irq[0]->handler(irq[0]->opaque, irq[0]->n, level);
|
|
|
|
irq[1]->handler(irq[1]->opaque, irq[1]->n, level);
|
|
|
|
}
|
|
|
|
|
|
|
|
qemu_irq qemu_irq_split(qemu_irq irq1, qemu_irq irq2)
|
|
|
|
{
|
2011-08-21 07:09:37 +04:00
|
|
|
qemu_irq *s = g_malloc0(2 * sizeof(qemu_irq));
|
2011-02-21 23:57:52 +03:00
|
|
|
s[0] = irq1;
|
|
|
|
s[1] = irq2;
|
2014-06-18 11:55:18 +04:00
|
|
|
return qemu_allocate_irq(qemu_splitirq, s, 0);
|
2011-02-21 23:57:52 +03:00
|
|
|
}
|
2011-09-18 16:58:26 +04:00
|
|
|
|
2012-03-28 17:42:03 +04:00
|
|
|
void qemu_irq_intercept_in(qemu_irq *gpio_in, qemu_irq_handler handler, int n)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
qemu_irq *old_irqs = qemu_allocate_irqs(NULL, NULL, n);
|
|
|
|
for (i = 0; i < n; i++) {
|
|
|
|
*old_irqs[i] = *gpio_in[i];
|
|
|
|
gpio_in[i]->handler = handler;
|
2014-09-26 09:21:31 +04:00
|
|
|
gpio_in[i]->opaque = &old_irqs[i];
|
2012-03-28 17:42:03 +04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2014-06-18 11:57:08 +04:00
|
|
|
static const TypeInfo irq_type_info = {
|
|
|
|
.name = TYPE_IRQ,
|
|
|
|
.parent = TYPE_OBJECT,
|
|
|
|
.instance_size = sizeof(struct IRQState),
|
|
|
|
};
|
|
|
|
|
|
|
|
static void irq_register_types(void)
|
|
|
|
{
|
|
|
|
type_register_static(&irq_type_info);
|
|
|
|
}
|
|
|
|
|
|
|
|
type_init(irq_register_types)
|