2016-01-26 21:16:58 +03:00
|
|
|
#include "qemu/osdep.h"
|
2016-03-15 18:58:45 +03:00
|
|
|
#include "qemu-common.h"
|
|
|
|
#include "cpu.h"
|
2016-03-15 15:18:37 +03:00
|
|
|
#include "exec/exec-all.h"
|
2008-05-04 17:11:44 +04:00
|
|
|
#include "hw/hw.h"
|
|
|
|
#include "hw/boards.h"
|
2012-12-17 21:20:04 +04:00
|
|
|
#include "sysemu/kvm.h"
|
2013-07-18 23:32:54 +04:00
|
|
|
#include "helper_regs.h"
|
2016-01-27 03:52:57 +03:00
|
|
|
#include "mmu-hash64.h"
|
2016-03-15 14:51:18 +03:00
|
|
|
#include "migration/cpu.h"
|
2008-05-04 17:11:44 +04:00
|
|
|
|
2013-07-18 23:32:54 +04:00
|
|
|
static int cpu_load_old(QEMUFile *f, void *opaque, int version_id)
|
2008-05-04 17:11:44 +04:00
|
|
|
{
|
2013-07-18 23:32:54 +04:00
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
CPUPPCState *env = &cpu->env;
|
2008-12-30 22:01:44 +03:00
|
|
|
unsigned int i, j;
|
2011-04-01 08:15:15 +04:00
|
|
|
target_ulong sdr1;
|
2012-10-29 21:24:59 +04:00
|
|
|
uint32_t fpscr;
|
2013-02-20 11:52:13 +04:00
|
|
|
target_ulong xer;
|
2008-12-30 22:01:44 +03:00
|
|
|
|
|
|
|
for (i = 0; i < 32; i++)
|
|
|
|
qemu_get_betls(f, &env->gpr[i]);
|
|
|
|
#if !defined(TARGET_PPC64)
|
|
|
|
for (i = 0; i < 32; i++)
|
|
|
|
qemu_get_betls(f, &env->gprh[i]);
|
|
|
|
#endif
|
|
|
|
qemu_get_betls(f, &env->lr);
|
|
|
|
qemu_get_betls(f, &env->ctr);
|
|
|
|
for (i = 0; i < 8; i++)
|
|
|
|
qemu_get_be32s(f, &env->crf[i]);
|
2013-02-20 11:52:13 +04:00
|
|
|
qemu_get_betls(f, &xer);
|
|
|
|
cpu_write_xer(env, xer);
|
2009-08-03 19:43:25 +04:00
|
|
|
qemu_get_betls(f, &env->reserve_addr);
|
2008-12-30 22:01:44 +03:00
|
|
|
qemu_get_betls(f, &env->msr);
|
|
|
|
for (i = 0; i < 4; i++)
|
|
|
|
qemu_get_betls(f, &env->tgpr[i]);
|
|
|
|
for (i = 0; i < 32; i++) {
|
|
|
|
union {
|
|
|
|
float64 d;
|
|
|
|
uint64_t l;
|
|
|
|
} u;
|
|
|
|
u.l = qemu_get_be64(f);
|
|
|
|
env->fpr[i] = u.d;
|
|
|
|
}
|
2012-10-29 21:24:59 +04:00
|
|
|
qemu_get_be32s(f, &fpscr);
|
|
|
|
env->fpscr = fpscr;
|
2008-12-30 22:01:44 +03:00
|
|
|
qemu_get_sbe32s(f, &env->access_type);
|
|
|
|
#if defined(TARGET_PPC64)
|
2013-03-12 04:31:03 +04:00
|
|
|
qemu_get_betls(f, &env->spr[SPR_ASR]);
|
2008-12-30 22:01:44 +03:00
|
|
|
qemu_get_sbe32s(f, &env->slb_nr);
|
|
|
|
#endif
|
2011-04-01 08:15:15 +04:00
|
|
|
qemu_get_betls(f, &sdr1);
|
2008-12-30 22:01:44 +03:00
|
|
|
for (i = 0; i < 32; i++)
|
|
|
|
qemu_get_betls(f, &env->sr[i]);
|
|
|
|
for (i = 0; i < 2; i++)
|
|
|
|
for (j = 0; j < 8; j++)
|
|
|
|
qemu_get_betls(f, &env->DBAT[i][j]);
|
|
|
|
for (i = 0; i < 2; i++)
|
|
|
|
for (j = 0; j < 8; j++)
|
|
|
|
qemu_get_betls(f, &env->IBAT[i][j]);
|
|
|
|
qemu_get_sbe32s(f, &env->nb_tlb);
|
|
|
|
qemu_get_sbe32s(f, &env->tlb_per_way);
|
|
|
|
qemu_get_sbe32s(f, &env->nb_ways);
|
|
|
|
qemu_get_sbe32s(f, &env->last_way);
|
|
|
|
qemu_get_sbe32s(f, &env->id_tlbs);
|
|
|
|
qemu_get_sbe32s(f, &env->nb_pids);
|
2011-06-17 03:00:28 +04:00
|
|
|
if (env->tlb.tlb6) {
|
2008-12-30 22:01:44 +03:00
|
|
|
// XXX assumes 6xx
|
|
|
|
for (i = 0; i < env->nb_tlb; i++) {
|
2011-06-17 03:00:28 +04:00
|
|
|
qemu_get_betls(f, &env->tlb.tlb6[i].pte0);
|
|
|
|
qemu_get_betls(f, &env->tlb.tlb6[i].pte1);
|
|
|
|
qemu_get_betls(f, &env->tlb.tlb6[i].EPN);
|
2008-12-30 22:01:44 +03:00
|
|
|
}
|
|
|
|
}
|
|
|
|
for (i = 0; i < 4; i++)
|
|
|
|
qemu_get_betls(f, &env->pb[i]);
|
|
|
|
for (i = 0; i < 1024; i++)
|
|
|
|
qemu_get_betls(f, &env->spr[i]);
|
2017-02-23 03:39:18 +03:00
|
|
|
if (!cpu->vhyp) {
|
2014-02-20 21:52:17 +04:00
|
|
|
ppc_store_sdr1(env, sdr1);
|
|
|
|
}
|
2008-12-30 22:01:44 +03:00
|
|
|
qemu_get_be32s(f, &env->vscr);
|
|
|
|
qemu_get_be64s(f, &env->spe_acc);
|
|
|
|
qemu_get_be32s(f, &env->spe_fscr);
|
|
|
|
qemu_get_betls(f, &env->msr_mask);
|
|
|
|
qemu_get_be32s(f, &env->flags);
|
|
|
|
qemu_get_sbe32s(f, &env->error_code);
|
|
|
|
qemu_get_be32s(f, &env->pending_interrupts);
|
|
|
|
qemu_get_be32s(f, &env->irq_input_state);
|
|
|
|
for (i = 0; i < POWERPC_EXCP_NB; i++)
|
|
|
|
qemu_get_betls(f, &env->excp_vectors[i]);
|
|
|
|
qemu_get_betls(f, &env->excp_prefix);
|
|
|
|
qemu_get_betls(f, &env->ivor_mask);
|
|
|
|
qemu_get_betls(f, &env->ivpr_mask);
|
|
|
|
qemu_get_betls(f, &env->hreset_vector);
|
|
|
|
qemu_get_betls(f, &env->nip);
|
|
|
|
qemu_get_betls(f, &env->hflags);
|
|
|
|
qemu_get_betls(f, &env->hflags_nmsr);
|
2016-05-03 19:03:24 +03:00
|
|
|
qemu_get_sbe32(f); /* Discard unused mmu_idx */
|
2012-09-20 21:42:28 +04:00
|
|
|
qemu_get_sbe32(f); /* Discard unused power_mode */
|
2008-12-30 22:01:44 +03:00
|
|
|
|
2016-05-03 19:03:24 +03:00
|
|
|
/* Recompute mmu indices */
|
|
|
|
hreg_compute_mem_idx(env);
|
|
|
|
|
2008-05-04 17:11:44 +04:00
|
|
|
return 0;
|
|
|
|
}
|
2013-07-18 23:32:54 +04:00
|
|
|
|
2017-01-19 22:00:50 +03:00
|
|
|
static int get_avr(QEMUFile *f, void *pv, size_t size, VMStateField *field)
|
2013-07-18 23:32:54 +04:00
|
|
|
{
|
|
|
|
ppc_avr_t *v = pv;
|
|
|
|
|
|
|
|
v->u64[0] = qemu_get_be64(f);
|
|
|
|
v->u64[1] = qemu_get_be64(f);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-01-19 22:00:50 +03:00
|
|
|
static int put_avr(QEMUFile *f, void *pv, size_t size, VMStateField *field,
|
|
|
|
QJSON *vmdesc)
|
2013-07-18 23:32:54 +04:00
|
|
|
{
|
|
|
|
ppc_avr_t *v = pv;
|
|
|
|
|
|
|
|
qemu_put_be64(f, v->u64[0]);
|
|
|
|
qemu_put_be64(f, v->u64[1]);
|
2017-01-19 22:00:50 +03:00
|
|
|
return 0;
|
2013-07-18 23:32:54 +04:00
|
|
|
}
|
|
|
|
|
2014-03-16 17:49:54 +04:00
|
|
|
static const VMStateInfo vmstate_info_avr = {
|
2013-07-18 23:32:54 +04:00
|
|
|
.name = "avr",
|
|
|
|
.get = get_avr,
|
|
|
|
.put = put_avr,
|
|
|
|
};
|
|
|
|
|
|
|
|
#define VMSTATE_AVR_ARRAY_V(_f, _s, _n, _v) \
|
|
|
|
VMSTATE_ARRAY(_f, _s, _n, _v, vmstate_info_avr, ppc_avr_t)
|
|
|
|
|
|
|
|
#define VMSTATE_AVR_ARRAY(_f, _s, _n) \
|
|
|
|
VMSTATE_AVR_ARRAY_V(_f, _s, _n, 0)
|
|
|
|
|
2016-11-21 08:29:30 +03:00
|
|
|
static bool cpu_pre_2_8_migration(void *opaque, int version_id)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
|
|
|
|
return cpu->pre_2_8_migration;
|
|
|
|
}
|
|
|
|
|
2013-07-18 23:32:54 +04:00
|
|
|
static void cpu_pre_save(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
CPUPPCState *env = &cpu->env;
|
|
|
|
int i;
|
2016-11-21 08:28:12 +03:00
|
|
|
uint64_t insns_compat_mask =
|
|
|
|
PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB
|
|
|
|
| PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES
|
|
|
|
| PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES
|
|
|
|
| PPC_FLOAT_STFIWX | PPC_FLOAT_EXT
|
|
|
|
| PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ
|
|
|
|
| PPC_MEM_SYNC | PPC_MEM_EIEIO | PPC_MEM_TLBIE | PPC_MEM_TLBSYNC
|
|
|
|
| PPC_64B | PPC_64BX | PPC_ALTIVEC
|
|
|
|
| PPC_SEGMENT_64B | PPC_SLBI | PPC_POPCNTB | PPC_POPCNTWD;
|
|
|
|
uint64_t insns_compat_mask2 = PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX
|
|
|
|
| PPC2_PERM_ISA206 | PPC2_DIVE_ISA206
|
|
|
|
| PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206
|
|
|
|
| PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207
|
|
|
|
| PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207
|
|
|
|
| PPC2_ISA205 | PPC2_ISA207S | PPC2_FP_CVT_S64 | PPC2_TM;
|
2013-07-18 23:32:54 +04:00
|
|
|
|
|
|
|
env->spr[SPR_LR] = env->lr;
|
|
|
|
env->spr[SPR_CTR] = env->ctr;
|
2016-04-15 12:03:00 +03:00
|
|
|
env->spr[SPR_XER] = cpu_read_xer(env);
|
2013-07-18 23:32:54 +04:00
|
|
|
#if defined(TARGET_PPC64)
|
|
|
|
env->spr[SPR_CFAR] = env->cfar;
|
|
|
|
#endif
|
|
|
|
env->spr[SPR_BOOKE_SPEFSCR] = env->spe_fscr;
|
|
|
|
|
|
|
|
for (i = 0; (i < 4) && (i < env->nb_BATs); i++) {
|
|
|
|
env->spr[SPR_DBAT0U + 2*i] = env->DBAT[0][i];
|
|
|
|
env->spr[SPR_DBAT0U + 2*i + 1] = env->DBAT[1][i];
|
|
|
|
env->spr[SPR_IBAT0U + 2*i] = env->IBAT[0][i];
|
|
|
|
env->spr[SPR_IBAT0U + 2*i + 1] = env->IBAT[1][i];
|
|
|
|
}
|
|
|
|
for (i = 0; (i < 4) && ((i+4) < env->nb_BATs); i++) {
|
|
|
|
env->spr[SPR_DBAT4U + 2*i] = env->DBAT[0][i+4];
|
|
|
|
env->spr[SPR_DBAT4U + 2*i + 1] = env->DBAT[1][i+4];
|
|
|
|
env->spr[SPR_IBAT4U + 2*i] = env->IBAT[0][i+4];
|
|
|
|
env->spr[SPR_IBAT4U + 2*i + 1] = env->IBAT[1][i+4];
|
|
|
|
}
|
2016-11-21 08:28:12 +03:00
|
|
|
|
|
|
|
/* Hacks for migration compatibility between 2.6, 2.7 & 2.8 */
|
2016-11-21 08:29:30 +03:00
|
|
|
if (cpu->pre_2_8_migration) {
|
|
|
|
cpu->mig_msr_mask = env->msr_mask;
|
|
|
|
cpu->mig_insns_flags = env->insns_flags & insns_compat_mask;
|
|
|
|
cpu->mig_insns_flags2 = env->insns_flags2 & insns_compat_mask2;
|
|
|
|
cpu->mig_nb_BATs = env->nb_BATs;
|
|
|
|
}
|
2013-07-18 23:32:54 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
static int cpu_post_load(void *opaque, int version_id)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
CPUPPCState *env = &cpu->env;
|
|
|
|
int i;
|
2015-02-10 01:40:48 +03:00
|
|
|
target_ulong msr;
|
2013-07-18 23:32:54 +04:00
|
|
|
|
2014-04-15 09:06:10 +04:00
|
|
|
/*
|
|
|
|
* We always ignore the source PVR. The user or management
|
|
|
|
* software has to take care of running QEMU in a compatible mode.
|
|
|
|
*/
|
|
|
|
env->spr[SPR_PVR] = env->spr_cb[SPR_PVR].default_value;
|
2013-07-18 23:32:54 +04:00
|
|
|
env->lr = env->spr[SPR_LR];
|
|
|
|
env->ctr = env->spr[SPR_CTR];
|
2016-01-06 21:22:11 +03:00
|
|
|
cpu_write_xer(env, env->spr[SPR_XER]);
|
2013-07-18 23:32:54 +04:00
|
|
|
#if defined(TARGET_PPC64)
|
|
|
|
env->cfar = env->spr[SPR_CFAR];
|
|
|
|
#endif
|
|
|
|
env->spe_fscr = env->spr[SPR_BOOKE_SPEFSCR];
|
|
|
|
|
|
|
|
for (i = 0; (i < 4) && (i < env->nb_BATs); i++) {
|
|
|
|
env->DBAT[0][i] = env->spr[SPR_DBAT0U + 2*i];
|
|
|
|
env->DBAT[1][i] = env->spr[SPR_DBAT0U + 2*i + 1];
|
|
|
|
env->IBAT[0][i] = env->spr[SPR_IBAT0U + 2*i];
|
|
|
|
env->IBAT[1][i] = env->spr[SPR_IBAT0U + 2*i + 1];
|
|
|
|
}
|
|
|
|
for (i = 0; (i < 4) && ((i+4) < env->nb_BATs); i++) {
|
|
|
|
env->DBAT[0][i+4] = env->spr[SPR_DBAT4U + 2*i];
|
|
|
|
env->DBAT[1][i+4] = env->spr[SPR_DBAT4U + 2*i + 1];
|
|
|
|
env->IBAT[0][i+4] = env->spr[SPR_IBAT4U + 2*i];
|
|
|
|
env->IBAT[1][i+4] = env->spr[SPR_IBAT4U + 2*i + 1];
|
|
|
|
}
|
|
|
|
|
2017-02-23 03:39:18 +03:00
|
|
|
if (!cpu->vhyp) {
|
2014-02-20 21:52:17 +04:00
|
|
|
ppc_store_sdr1(env, env->spr[SPR_SDR1]);
|
|
|
|
}
|
2015-02-10 01:40:48 +03:00
|
|
|
|
2015-04-17 10:16:49 +03:00
|
|
|
/* Invalidate all msr bits except MSR_TGPR/MSR_HVB before restoring */
|
2015-02-10 01:40:48 +03:00
|
|
|
msr = env->msr;
|
2015-04-17 10:16:49 +03:00
|
|
|
env->msr ^= ~((1ULL << MSR_TGPR) | MSR_HVB);
|
2015-02-10 01:40:48 +03:00
|
|
|
ppc_store_msr(env, msr);
|
|
|
|
|
2013-07-18 23:32:54 +04:00
|
|
|
hreg_compute_mem_idx(env);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool fpu_needed(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
|
|
|
|
return (cpu->env.insns_flags & PPC_FLOAT);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_fpu = {
|
|
|
|
.name = "cpu/fpu",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = fpu_needed,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_FLOAT64_ARRAY(env.fpr, PowerPCCPU, 32),
|
|
|
|
VMSTATE_UINTTL(env.fpscr, PowerPCCPU),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool altivec_needed(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
|
|
|
|
return (cpu->env.insns_flags & PPC_ALTIVEC);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_altivec = {
|
|
|
|
.name = "cpu/altivec",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = altivec_needed,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_AVR_ARRAY(env.avr, PowerPCCPU, 32),
|
|
|
|
VMSTATE_UINT32(env.vscr, PowerPCCPU),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool vsx_needed(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
|
|
|
|
return (cpu->env.insns_flags2 & PPC2_VSX);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_vsx = {
|
|
|
|
.name = "cpu/vsx",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = vsx_needed,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_UINT64_ARRAY(env.vsr, PowerPCCPU, 32),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2014-06-04 16:51:00 +04:00
|
|
|
#ifdef TARGET_PPC64
|
|
|
|
/* Transactional memory state */
|
|
|
|
static bool tm_needed(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
CPUPPCState *env = &cpu->env;
|
|
|
|
return msr_ts;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_tm = {
|
|
|
|
.name = "cpu/tm",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
|
|
|
.minimum_version_id_old = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = tm_needed,
|
2014-06-04 16:51:00 +04:00
|
|
|
.fields = (VMStateField []) {
|
|
|
|
VMSTATE_UINTTL_ARRAY(env.tm_gpr, PowerPCCPU, 32),
|
|
|
|
VMSTATE_AVR_ARRAY(env.tm_vsr, PowerPCCPU, 64),
|
|
|
|
VMSTATE_UINT64(env.tm_cr, PowerPCCPU),
|
|
|
|
VMSTATE_UINT64(env.tm_lr, PowerPCCPU),
|
|
|
|
VMSTATE_UINT64(env.tm_ctr, PowerPCCPU),
|
|
|
|
VMSTATE_UINT64(env.tm_fpscr, PowerPCCPU),
|
|
|
|
VMSTATE_UINT64(env.tm_amr, PowerPCCPU),
|
|
|
|
VMSTATE_UINT64(env.tm_ppr, PowerPCCPU),
|
|
|
|
VMSTATE_UINT64(env.tm_vrsave, PowerPCCPU),
|
|
|
|
VMSTATE_UINT32(env.tm_vscr, PowerPCCPU),
|
|
|
|
VMSTATE_UINT64(env.tm_dscr, PowerPCCPU),
|
|
|
|
VMSTATE_UINT64(env.tm_tar, PowerPCCPU),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
2013-07-18 23:32:54 +04:00
|
|
|
static bool sr_needed(void *opaque)
|
|
|
|
{
|
|
|
|
#ifdef TARGET_PPC64
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
|
|
|
|
return !(cpu->env.mmu_model & POWERPC_MMU_64);
|
|
|
|
#else
|
|
|
|
return true;
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_sr = {
|
|
|
|
.name = "cpu/sr",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = sr_needed,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_UINTTL_ARRAY(env.sr, PowerPCCPU, 32),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
#ifdef TARGET_PPC64
|
2017-01-19 22:00:50 +03:00
|
|
|
static int get_slbe(QEMUFile *f, void *pv, size_t size, VMStateField *field)
|
2013-07-18 23:32:54 +04:00
|
|
|
{
|
|
|
|
ppc_slb_t *v = pv;
|
|
|
|
|
|
|
|
v->esid = qemu_get_be64(f);
|
|
|
|
v->vsid = qemu_get_be64(f);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-01-19 22:00:50 +03:00
|
|
|
static int put_slbe(QEMUFile *f, void *pv, size_t size, VMStateField *field,
|
|
|
|
QJSON *vmdesc)
|
2013-07-18 23:32:54 +04:00
|
|
|
{
|
|
|
|
ppc_slb_t *v = pv;
|
|
|
|
|
|
|
|
qemu_put_be64(f, v->esid);
|
|
|
|
qemu_put_be64(f, v->vsid);
|
2017-01-19 22:00:50 +03:00
|
|
|
return 0;
|
2013-07-18 23:32:54 +04:00
|
|
|
}
|
|
|
|
|
2014-03-16 17:49:54 +04:00
|
|
|
static const VMStateInfo vmstate_info_slbe = {
|
2013-07-18 23:32:54 +04:00
|
|
|
.name = "slbe",
|
|
|
|
.get = get_slbe,
|
|
|
|
.put = put_slbe,
|
|
|
|
};
|
|
|
|
|
|
|
|
#define VMSTATE_SLB_ARRAY_V(_f, _s, _n, _v) \
|
|
|
|
VMSTATE_ARRAY(_f, _s, _n, _v, vmstate_info_slbe, ppc_slb_t)
|
|
|
|
|
|
|
|
#define VMSTATE_SLB_ARRAY(_f, _s, _n) \
|
|
|
|
VMSTATE_SLB_ARRAY_V(_f, _s, _n, 0)
|
|
|
|
|
|
|
|
static bool slb_needed(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
|
|
|
|
/* We don't support any of the old segment table based 64-bit CPUs */
|
|
|
|
return (cpu->env.mmu_model & POWERPC_MMU_64);
|
|
|
|
}
|
|
|
|
|
2016-01-27 03:52:57 +03:00
|
|
|
static int slb_post_load(void *opaque, int version_id)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
CPUPPCState *env = &cpu->env;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/* We've pulled in the raw esid and vsid values from the migration
|
|
|
|
* stream, but we need to recompute the page size pointers */
|
|
|
|
for (i = 0; i < env->slb_nr; i++) {
|
|
|
|
if (ppc_store_slb(cpu, i, env->slb[i].esid, env->slb[i].vsid) < 0) {
|
|
|
|
/* Migration source had bad values in its SLB */
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-07-18 23:32:54 +04:00
|
|
|
static const VMStateDescription vmstate_slb = {
|
|
|
|
.name = "cpu/slb",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = slb_needed,
|
2016-01-27 03:52:57 +03:00
|
|
|
.post_load = slb_post_load,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_INT32_EQUAL(env.slb_nr, PowerPCCPU),
|
2013-10-01 20:19:31 +04:00
|
|
|
VMSTATE_SLB_ARRAY(env.slb, PowerPCCPU, MAX_SLB_ENTRIES),
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
#endif /* TARGET_PPC64 */
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_tlb6xx_entry = {
|
|
|
|
.name = "cpu/tlb6xx_entry",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_UINTTL(pte0, ppc6xx_tlb_t),
|
|
|
|
VMSTATE_UINTTL(pte1, ppc6xx_tlb_t),
|
|
|
|
VMSTATE_UINTTL(EPN, ppc6xx_tlb_t),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool tlb6xx_needed(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
CPUPPCState *env = &cpu->env;
|
|
|
|
|
|
|
|
return env->nb_tlb && (env->tlb_type == TLB_6XX);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_tlb6xx = {
|
|
|
|
.name = "cpu/tlb6xx",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = tlb6xx_needed,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_INT32_EQUAL(env.nb_tlb, PowerPCCPU),
|
|
|
|
VMSTATE_STRUCT_VARRAY_POINTER_INT32(env.tlb.tlb6, PowerPCCPU,
|
|
|
|
env.nb_tlb,
|
|
|
|
vmstate_tlb6xx_entry,
|
|
|
|
ppc6xx_tlb_t),
|
|
|
|
VMSTATE_UINTTL_ARRAY(env.tgpr, PowerPCCPU, 4),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_tlbemb_entry = {
|
|
|
|
.name = "cpu/tlbemb_entry",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_UINT64(RPN, ppcemb_tlb_t),
|
|
|
|
VMSTATE_UINTTL(EPN, ppcemb_tlb_t),
|
|
|
|
VMSTATE_UINTTL(PID, ppcemb_tlb_t),
|
|
|
|
VMSTATE_UINTTL(size, ppcemb_tlb_t),
|
|
|
|
VMSTATE_UINT32(prot, ppcemb_tlb_t),
|
|
|
|
VMSTATE_UINT32(attr, ppcemb_tlb_t),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool tlbemb_needed(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
CPUPPCState *env = &cpu->env;
|
|
|
|
|
|
|
|
return env->nb_tlb && (env->tlb_type == TLB_EMB);
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool pbr403_needed(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
uint32_t pvr = cpu->env.spr[SPR_PVR];
|
|
|
|
|
|
|
|
return (pvr & 0xffff0000) == 0x00200000;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_pbr403 = {
|
|
|
|
.name = "cpu/pbr403",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = pbr403_needed,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_UINTTL_ARRAY(env.pb, PowerPCCPU, 4),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_tlbemb = {
|
|
|
|
.name = "cpu/tlb6xx",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = tlbemb_needed,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_INT32_EQUAL(env.nb_tlb, PowerPCCPU),
|
|
|
|
VMSTATE_STRUCT_VARRAY_POINTER_INT32(env.tlb.tlbe, PowerPCCPU,
|
|
|
|
env.nb_tlb,
|
|
|
|
vmstate_tlbemb_entry,
|
|
|
|
ppcemb_tlb_t),
|
|
|
|
/* 403 protection registers */
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
2014-09-23 16:09:54 +04:00
|
|
|
.subsections = (const VMStateDescription*[]) {
|
|
|
|
&vmstate_pbr403,
|
|
|
|
NULL
|
2013-07-18 23:32:54 +04:00
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_tlbmas_entry = {
|
|
|
|
.name = "cpu/tlbmas_entry",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_UINT32(mas8, ppcmas_tlb_t),
|
|
|
|
VMSTATE_UINT32(mas1, ppcmas_tlb_t),
|
|
|
|
VMSTATE_UINT64(mas2, ppcmas_tlb_t),
|
|
|
|
VMSTATE_UINT64(mas7_3, ppcmas_tlb_t),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool tlbmas_needed(void *opaque)
|
|
|
|
{
|
|
|
|
PowerPCCPU *cpu = opaque;
|
|
|
|
CPUPPCState *env = &cpu->env;
|
|
|
|
|
|
|
|
return env->nb_tlb && (env->tlb_type == TLB_MAS);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_tlbmas = {
|
|
|
|
.name = "cpu/tlbmas",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 16:09:54 +04:00
|
|
|
.needed = tlbmas_needed,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_INT32_EQUAL(env.nb_tlb, PowerPCCPU),
|
|
|
|
VMSTATE_STRUCT_VARRAY_POINTER_INT32(env.tlb.tlbm, PowerPCCPU,
|
|
|
|
env.nb_tlb,
|
|
|
|
vmstate_tlbmas_entry,
|
|
|
|
ppcmas_tlb_t),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
const VMStateDescription vmstate_ppc_cpu = {
|
|
|
|
.name = "cpu",
|
|
|
|
.version_id = 5,
|
|
|
|
.minimum_version_id = 5,
|
|
|
|
.minimum_version_id_old = 4,
|
|
|
|
.load_state_old = cpu_load_old,
|
|
|
|
.pre_save = cpu_pre_save,
|
|
|
|
.post_load = cpu_post_load,
|
2014-04-16 17:24:04 +04:00
|
|
|
.fields = (VMStateField[]) {
|
2014-04-15 09:06:10 +04:00
|
|
|
VMSTATE_UNUSED(sizeof(target_ulong)), /* was _EQUAL(env.spr[SPR_PVR]) */
|
2013-07-18 23:32:54 +04:00
|
|
|
|
|
|
|
/* User mode architected state */
|
|
|
|
VMSTATE_UINTTL_ARRAY(env.gpr, PowerPCCPU, 32),
|
|
|
|
#if !defined(TARGET_PPC64)
|
|
|
|
VMSTATE_UINTTL_ARRAY(env.gprh, PowerPCCPU, 32),
|
|
|
|
#endif
|
|
|
|
VMSTATE_UINT32_ARRAY(env.crf, PowerPCCPU, 8),
|
|
|
|
VMSTATE_UINTTL(env.nip, PowerPCCPU),
|
|
|
|
|
|
|
|
/* SPRs */
|
|
|
|
VMSTATE_UINTTL_ARRAY(env.spr, PowerPCCPU, 1024),
|
|
|
|
VMSTATE_UINT64(env.spe_acc, PowerPCCPU),
|
|
|
|
|
|
|
|
/* Reservation */
|
|
|
|
VMSTATE_UINTTL(env.reserve_addr, PowerPCCPU),
|
|
|
|
|
|
|
|
/* Supervisor mode architected state */
|
|
|
|
VMSTATE_UINTTL(env.msr, PowerPCCPU),
|
|
|
|
|
|
|
|
/* Internal state */
|
|
|
|
VMSTATE_UINTTL(env.hflags_nmsr, PowerPCCPU),
|
|
|
|
/* FIXME: access_type? */
|
|
|
|
|
|
|
|
/* Sanity checking */
|
2016-11-21 08:29:30 +03:00
|
|
|
VMSTATE_UINTTL_TEST(mig_msr_mask, PowerPCCPU, cpu_pre_2_8_migration),
|
|
|
|
VMSTATE_UINT64_TEST(mig_insns_flags, PowerPCCPU, cpu_pre_2_8_migration),
|
|
|
|
VMSTATE_UINT64_TEST(mig_insns_flags2, PowerPCCPU,
|
|
|
|
cpu_pre_2_8_migration),
|
|
|
|
VMSTATE_UINT32_TEST(mig_nb_BATs, PowerPCCPU, cpu_pre_2_8_migration),
|
2013-07-18 23:32:54 +04:00
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
},
|
2014-09-23 16:09:54 +04:00
|
|
|
.subsections = (const VMStateDescription*[]) {
|
|
|
|
&vmstate_fpu,
|
|
|
|
&vmstate_altivec,
|
|
|
|
&vmstate_vsx,
|
|
|
|
&vmstate_sr,
|
2013-07-18 23:32:54 +04:00
|
|
|
#ifdef TARGET_PPC64
|
2014-09-23 16:09:54 +04:00
|
|
|
&vmstate_tm,
|
|
|
|
&vmstate_slb,
|
2013-07-18 23:32:54 +04:00
|
|
|
#endif /* TARGET_PPC64 */
|
2014-09-23 16:09:54 +04:00
|
|
|
&vmstate_tlb6xx,
|
|
|
|
&vmstate_tlbemb,
|
|
|
|
&vmstate_tlbmas,
|
|
|
|
NULL
|
2013-07-18 23:32:54 +04:00
|
|
|
}
|
|
|
|
};
|