2017-07-14 11:21:37 +03:00
|
|
|
/*
|
|
|
|
* Generic intermediate code generation.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2016-2017 Lluís Vilanova <vilanova@ac.upc.edu>
|
|
|
|
*
|
|
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
|
|
* See the COPYING file in the top-level directory.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef EXEC__TRANSLATOR_H
|
|
|
|
#define EXEC__TRANSLATOR_H
|
|
|
|
|
2017-07-14 11:25:40 +03:00
|
|
|
/*
|
|
|
|
* Include this header from a target-specific file, and add a
|
|
|
|
*
|
|
|
|
* DisasContextBase base;
|
|
|
|
*
|
|
|
|
* member in your target-specific DisasContext.
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
2018-11-28 03:10:51 +03:00
|
|
|
#include "qemu/bswap.h"
|
2017-07-14 11:25:40 +03:00
|
|
|
#include "exec/exec-all.h"
|
2018-11-28 03:10:51 +03:00
|
|
|
#include "exec/cpu_ldst.h"
|
|
|
|
#include "exec/plugin-gen.h"
|
2021-08-05 23:48:35 +03:00
|
|
|
#include "exec/translate-all.h"
|
2017-07-14 11:25:40 +03:00
|
|
|
#include "tcg/tcg.h"
|
|
|
|
|
2022-08-11 23:48:03 +03:00
|
|
|
/**
|
|
|
|
* gen_intermediate_code
|
|
|
|
* @cpu: cpu context
|
|
|
|
* @tb: translation block
|
|
|
|
* @max_insns: max number of instructions to translate
|
|
|
|
* @pc: guest virtual program counter address
|
|
|
|
* @host_pc: host physical program counter address
|
|
|
|
*
|
|
|
|
* This function must be provided by the target, which should create
|
|
|
|
* the target-specific DisasContext, and then invoke translator_loop.
|
|
|
|
*/
|
|
|
|
void gen_intermediate_code(CPUState *cpu, TranslationBlock *tb, int max_insns,
|
|
|
|
target_ulong pc, void *host_pc);
|
2017-07-14 11:25:40 +03:00
|
|
|
|
2017-07-14 11:21:37 +03:00
|
|
|
/**
|
|
|
|
* DisasJumpType:
|
|
|
|
* @DISAS_NEXT: Next instruction in program order.
|
|
|
|
* @DISAS_TOO_MANY: Too many instructions translated.
|
|
|
|
* @DISAS_NORETURN: Following code is dead.
|
|
|
|
* @DISAS_TARGET_*: Start of target-specific conditions.
|
|
|
|
*
|
|
|
|
* What instruction to disassemble next.
|
|
|
|
*/
|
|
|
|
typedef enum DisasJumpType {
|
|
|
|
DISAS_NEXT,
|
|
|
|
DISAS_TOO_MANY,
|
|
|
|
DISAS_NORETURN,
|
|
|
|
DISAS_TARGET_0,
|
|
|
|
DISAS_TARGET_1,
|
|
|
|
DISAS_TARGET_2,
|
|
|
|
DISAS_TARGET_3,
|
|
|
|
DISAS_TARGET_4,
|
|
|
|
DISAS_TARGET_5,
|
|
|
|
DISAS_TARGET_6,
|
|
|
|
DISAS_TARGET_7,
|
|
|
|
DISAS_TARGET_8,
|
|
|
|
DISAS_TARGET_9,
|
|
|
|
DISAS_TARGET_10,
|
|
|
|
DISAS_TARGET_11,
|
|
|
|
} DisasJumpType;
|
|
|
|
|
2017-07-14 11:25:40 +03:00
|
|
|
/**
|
|
|
|
* DisasContextBase:
|
|
|
|
* @tb: Translation block for this disassembly.
|
|
|
|
* @pc_first: Address of first guest instruction in this TB.
|
|
|
|
* @pc_next: Address of next guest instruction in this TB (current during
|
|
|
|
* disassembly).
|
|
|
|
* @is_jmp: What instruction to disassemble next.
|
|
|
|
* @num_insns: Number of translated instructions (including current).
|
2018-02-20 04:51:58 +03:00
|
|
|
* @max_insns: Maximum number of instructions to be translated in this TB.
|
2017-07-14 11:25:40 +03:00
|
|
|
* @singlestep_enabled: "Hardware" single stepping enabled.
|
|
|
|
*
|
|
|
|
* Architecture-agnostic disassembly context.
|
|
|
|
*/
|
|
|
|
typedef struct DisasContextBase {
|
2022-08-11 07:39:29 +03:00
|
|
|
TranslationBlock *tb;
|
2017-07-14 11:25:40 +03:00
|
|
|
target_ulong pc_first;
|
|
|
|
target_ulong pc_next;
|
|
|
|
DisasJumpType is_jmp;
|
2018-02-20 04:51:58 +03:00
|
|
|
int num_insns;
|
|
|
|
int max_insns;
|
2017-07-14 11:25:40 +03:00
|
|
|
bool singlestep_enabled;
|
2022-08-11 07:39:29 +03:00
|
|
|
void *host_addr[2];
|
2017-07-14 11:25:40 +03:00
|
|
|
} DisasContextBase;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* TranslatorOps:
|
|
|
|
* @init_disas_context:
|
|
|
|
* Initialize the target-specific portions of DisasContext struct.
|
|
|
|
* The generic DisasContextBase has already been initialized.
|
|
|
|
*
|
|
|
|
* @tb_start:
|
|
|
|
* Emit any code required before the start of the main loop,
|
|
|
|
* after the generic gen_tb_start().
|
|
|
|
*
|
|
|
|
* @insn_start:
|
|
|
|
* Emit the tcg_gen_insn_start opcode.
|
|
|
|
*
|
|
|
|
* @translate_insn:
|
|
|
|
* Disassemble one instruction and set db->pc_next for the start
|
|
|
|
* of the following instruction. Set db->is_jmp as necessary to
|
|
|
|
* terminate the main loop.
|
|
|
|
*
|
|
|
|
* @tb_stop:
|
|
|
|
* Emit any opcodes required to exit the TB, based on db->is_jmp.
|
|
|
|
*
|
|
|
|
* @disas_log:
|
|
|
|
* Print instruction disassembly to log.
|
|
|
|
*/
|
|
|
|
typedef struct TranslatorOps {
|
2018-02-20 04:51:58 +03:00
|
|
|
void (*init_disas_context)(DisasContextBase *db, CPUState *cpu);
|
2017-07-14 11:25:40 +03:00
|
|
|
void (*tb_start)(DisasContextBase *db, CPUState *cpu);
|
|
|
|
void (*insn_start)(DisasContextBase *db, CPUState *cpu);
|
|
|
|
void (*translate_insn)(DisasContextBase *db, CPUState *cpu);
|
|
|
|
void (*tb_stop)(DisasContextBase *db, CPUState *cpu);
|
2022-04-17 21:29:52 +03:00
|
|
|
void (*disas_log)(const DisasContextBase *db, CPUState *cpu, FILE *f);
|
2017-07-14 11:25:40 +03:00
|
|
|
} TranslatorOps;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* translator_loop:
|
|
|
|
* @cpu: Target vCPU.
|
|
|
|
* @tb: Translation block.
|
2019-04-16 09:54:54 +03:00
|
|
|
* @max_insns: Maximum number of insns to translate.
|
2022-08-11 23:48:03 +03:00
|
|
|
* @pc: guest virtual program counter address
|
|
|
|
* @host_pc: host physical program counter address
|
|
|
|
* @ops: Target-specific operations.
|
|
|
|
* @db: Disassembly context.
|
2017-07-14 11:25:40 +03:00
|
|
|
*
|
|
|
|
* Generic translator loop.
|
|
|
|
*
|
|
|
|
* Translation will stop in the following cases (in order):
|
|
|
|
* - When is_jmp set by #TranslatorOps::breakpoint_check.
|
|
|
|
* - set to DISAS_TOO_MANY exits after translating one more insn
|
|
|
|
* - set to any other value than DISAS_NEXT exits immediately.
|
|
|
|
* - When is_jmp set by #TranslatorOps::translate_insn.
|
|
|
|
* - set to any value other than DISAS_NEXT exits immediately.
|
|
|
|
* - When the TCG operation buffer is full.
|
|
|
|
* - When single-stepping is enabled (system-wide or on the current vCPU).
|
|
|
|
* - When too many instructions have been translated.
|
|
|
|
*/
|
2022-08-11 23:48:03 +03:00
|
|
|
void translator_loop(CPUState *cpu, TranslationBlock *tb, int max_insns,
|
|
|
|
target_ulong pc, void *host_pc,
|
|
|
|
const TranslatorOps *ops, DisasContextBase *db);
|
2017-07-14 11:25:40 +03:00
|
|
|
|
|
|
|
void translator_loop_temp_check(DisasContextBase *db);
|
|
|
|
|
2021-06-21 01:28:18 +03:00
|
|
|
/**
|
|
|
|
* translator_use_goto_tb
|
|
|
|
* @db: Disassembly context
|
|
|
|
* @dest: target pc of the goto
|
|
|
|
*
|
|
|
|
* Return true if goto_tb is allowed between the current TB
|
|
|
|
* and the destination PC.
|
|
|
|
*/
|
|
|
|
bool translator_use_goto_tb(DisasContextBase *db, target_ulong dest);
|
|
|
|
|
2018-11-28 03:10:51 +03:00
|
|
|
/*
|
|
|
|
* Translator Load Functions
|
|
|
|
*
|
2019-12-11 22:14:47 +03:00
|
|
|
* These are intended to replace the direct usage of the cpu_ld*_code
|
|
|
|
* functions and are mandatory for front-ends that have been migrated
|
|
|
|
* to the common translator_loop. These functions are only intended
|
|
|
|
* to be called from the translation stage and should not be called
|
|
|
|
* from helper functions. Those functions should be converted to encode
|
|
|
|
* the relevant information at translation time.
|
2018-11-28 03:10:51 +03:00
|
|
|
*/
|
|
|
|
|
2022-08-11 07:39:29 +03:00
|
|
|
uint8_t translator_ldub(CPUArchState *env, DisasContextBase *db, abi_ptr pc);
|
|
|
|
uint16_t translator_lduw(CPUArchState *env, DisasContextBase *db, abi_ptr pc);
|
|
|
|
uint32_t translator_ldl(CPUArchState *env, DisasContextBase *db, abi_ptr pc);
|
|
|
|
uint64_t translator_ldq(CPUArchState *env, DisasContextBase *db, abi_ptr pc);
|
2018-11-28 03:10:51 +03:00
|
|
|
|
2022-08-11 07:39:29 +03:00
|
|
|
static inline uint16_t
|
|
|
|
translator_lduw_swap(CPUArchState *env, DisasContextBase *db,
|
|
|
|
abi_ptr pc, bool do_swap)
|
|
|
|
{
|
|
|
|
uint16_t ret = translator_lduw(env, db, pc);
|
|
|
|
if (do_swap) {
|
|
|
|
ret = bswap16(ret);
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
2021-08-05 23:48:35 +03:00
|
|
|
|
2022-08-11 07:39:29 +03:00
|
|
|
static inline uint32_t
|
|
|
|
translator_ldl_swap(CPUArchState *env, DisasContextBase *db,
|
|
|
|
abi_ptr pc, bool do_swap)
|
|
|
|
{
|
|
|
|
uint32_t ret = translator_ldl(env, db, pc);
|
|
|
|
if (do_swap) {
|
|
|
|
ret = bswap32(ret);
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
2021-08-05 23:48:35 +03:00
|
|
|
|
2022-08-11 07:39:29 +03:00
|
|
|
static inline uint64_t
|
|
|
|
translator_ldq_swap(CPUArchState *env, DisasContextBase *db,
|
|
|
|
abi_ptr pc, bool do_swap)
|
|
|
|
{
|
|
|
|
uint64_t ret = translator_ldq(env, db, pc);
|
|
|
|
if (do_swap) {
|
|
|
|
ret = bswap64(ret);
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
2018-11-28 03:10:51 +03:00
|
|
|
|
2022-08-11 12:55:31 +03:00
|
|
|
/*
|
|
|
|
* Return whether addr is on the same page as where disassembly started.
|
|
|
|
* Translators can use this to enforce the rule that only single-insn
|
|
|
|
* translation blocks are allowed to cross page boundaries.
|
|
|
|
*/
|
|
|
|
static inline bool is_same_page(const DisasContextBase *db, target_ulong addr)
|
|
|
|
{
|
|
|
|
return ((addr ^ db->pc_first) & TARGET_PAGE_MASK) == 0;
|
|
|
|
}
|
|
|
|
|
2022-05-06 16:49:11 +03:00
|
|
|
#endif /* EXEC__TRANSLATOR_H */
|