2019-03-22 21:51:19 +03:00
|
|
|
/*
|
|
|
|
* i386 cpu parameters for qemu.
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003 Fabrice Bellard
|
2024-09-11 18:12:04 +03:00
|
|
|
* SPDX-License-Identifier: LGPL-2.0-or-later
|
2019-03-22 21:51:19 +03:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef I386_CPU_PARAM_H
|
2022-05-06 16:49:10 +03:00
|
|
|
#define I386_CPU_PARAM_H
|
2019-03-22 21:51:19 +03:00
|
|
|
|
|
|
|
#ifdef TARGET_X86_64
|
|
|
|
# define TARGET_LONG_BITS 64
|
|
|
|
# define TARGET_PHYS_ADDR_SPACE_BITS 52
|
|
|
|
/*
|
|
|
|
* ??? This is really 48 bits, sign-extended, but the only thing
|
|
|
|
* accessible to userland with bit 48 set is the VSYSCALL, and that
|
|
|
|
* is handled via other mechanisms.
|
|
|
|
*/
|
|
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 47
|
|
|
|
#else
|
|
|
|
# define TARGET_LONG_BITS 32
|
|
|
|
# define TARGET_PHYS_ADDR_SPACE_BITS 36
|
|
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 32
|
|
|
|
#endif
|
|
|
|
#define TARGET_PAGE_BITS 12
|
|
|
|
|
2023-12-05 16:31:59 +03:00
|
|
|
/* The x86 has a strong memory model with some store-after-load re-ordering */
|
|
|
|
#define TCG_GUEST_DEFAULT_MO (TCG_MO_ALL & ~TCG_MO_ST_LD)
|
|
|
|
|
2019-03-22 21:51:19 +03:00
|
|
|
#endif
|