2019-03-22 21:51:19 +03:00
|
|
|
/*
|
|
|
|
* MIPS cpu parameters for qemu.
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: LGPL-2.0+
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef MIPS_CPU_PARAM_H
|
|
|
|
#define MIPS_CPU_PARAM_H 1
|
|
|
|
|
|
|
|
#ifdef TARGET_MIPS64
|
|
|
|
# define TARGET_LONG_BITS 64
|
|
|
|
#else
|
|
|
|
# define TARGET_LONG_BITS 32
|
|
|
|
#endif
|
|
|
|
#ifdef TARGET_MIPS64
|
|
|
|
#define TARGET_PHYS_ADDR_SPACE_BITS 48
|
|
|
|
#define TARGET_VIRT_ADDR_SPACE_BITS 48
|
|
|
|
#else
|
|
|
|
#define TARGET_PHYS_ADDR_SPACE_BITS 40
|
|
|
|
# ifdef CONFIG_USER_ONLY
|
|
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 31
|
|
|
|
# else
|
|
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 32
|
|
|
|
#endif
|
|
|
|
#endif
|
2020-04-08 12:16:18 +03:00
|
|
|
#ifdef CONFIG_USER_ONLY
|
2019-03-22 21:51:19 +03:00
|
|
|
#define TARGET_PAGE_BITS 12
|
2020-04-08 12:16:18 +03:00
|
|
|
#else
|
|
|
|
#define TARGET_PAGE_BITS_VARY
|
|
|
|
#define TARGET_PAGE_BITS_MIN 12
|
|
|
|
#endif
|
2019-03-22 21:51:19 +03:00
|
|
|
#define NB_MMU_MODES 4
|
|
|
|
|
|
|
|
#endif
|