2021-05-12 13:20:36 +03:00
|
|
|
/* Helpers */
|
|
|
|
#define LI(reg, val) \
|
|
|
|
mov.u reg, lo:val; \
|
|
|
|
movh DREG_TEMP_LI, up:val; \
|
|
|
|
or reg, reg, DREG_TEMP_LI; \
|
|
|
|
|
|
|
|
/* Address definitions */
|
|
|
|
#define TESTDEV_ADDR 0xf0000000
|
|
|
|
/* Register definitions */
|
|
|
|
#define DREG_RS1 %d0
|
2021-05-12 13:20:37 +03:00
|
|
|
#define DREG_RS2 %d1
|
2021-05-12 13:20:36 +03:00
|
|
|
#define DREG_CALC_RESULT %d1
|
2021-05-12 13:20:37 +03:00
|
|
|
#define DREG_CALC_PSW %d2
|
|
|
|
#define DREG_CORRECT_PSW %d3
|
2021-05-12 13:20:36 +03:00
|
|
|
#define DREG_TEMP_LI %d10
|
|
|
|
#define DREG_TEMP %d11
|
|
|
|
#define DREG_TEST_NUM %d14
|
|
|
|
#define DREG_CORRECT_RESULT %d15
|
|
|
|
|
|
|
|
#define DREG_DEV_ADDR %a15
|
|
|
|
|
|
|
|
/* Test case wrappers */
|
|
|
|
#define TEST_CASE(num, testreg, correct, code...) \
|
|
|
|
test_ ## num: \
|
|
|
|
code; \
|
|
|
|
LI(DREG_CORRECT_RESULT, correct) \
|
|
|
|
mov DREG_TEST_NUM, num; \
|
|
|
|
jne testreg, DREG_CORRECT_RESULT, fail \
|
|
|
|
|
2021-05-12 13:20:37 +03:00
|
|
|
#define TEST_CASE_PSW(num, testreg, correct, correct_psw, code...) \
|
|
|
|
test_ ## num: \
|
|
|
|
code; \
|
|
|
|
LI(DREG_CORRECT_RESULT, correct) \
|
|
|
|
mov DREG_TEST_NUM, num; \
|
|
|
|
jne testreg, DREG_CORRECT_RESULT, fail; \
|
|
|
|
mfcr DREG_CALC_PSW, $psw; \
|
|
|
|
LI(DREG_CORRECT_PSW, correct_psw) \
|
|
|
|
mov DREG_TEST_NUM, num; \
|
|
|
|
jne DREG_CALC_PSW, DREG_CORRECT_PSW, fail;
|
|
|
|
|
2021-05-12 13:20:36 +03:00
|
|
|
/* Actual test case type
|
|
|
|
* e.g inst %dX, %dY -> TEST_D_D
|
|
|
|
* inst %dX, %dY, %dZ -> TEST_D_DD
|
|
|
|
* inst %eX, %dY, %dZ -> TEST_E_DD
|
|
|
|
*/
|
|
|
|
#define TEST_D_D(insn, num, result, rs1) \
|
|
|
|
TEST_CASE(num, DREG_CALC_RESULT, result, \
|
|
|
|
LI(DREG_RS1, rs1); \
|
|
|
|
insn DREG_CALC_RESULT, DREG_RS1; \
|
|
|
|
)
|
|
|
|
|
2021-05-12 13:20:37 +03:00
|
|
|
#define TEST_D_DD_PSW(insn, num, result, psw, rs1, rs2) \
|
|
|
|
TEST_CASE_PSW(num, DREG_CALC_RESULT, result, psw, \
|
|
|
|
LI(DREG_RS1, rs1); \
|
|
|
|
LI(DREG_RS2, rs2); \
|
|
|
|
rstv; \
|
|
|
|
insn DREG_CALC_RESULT, DREG_RS1, DREG_RS2; \
|
|
|
|
)
|
|
|
|
|
|
|
|
|
|
|
|
|
2021-05-12 13:20:36 +03:00
|
|
|
/* Pass/Fail handling part */
|
|
|
|
#define TEST_PASSFAIL \
|
|
|
|
j pass; \
|
|
|
|
fail: \
|
|
|
|
LI(DREG_TEMP, TESTDEV_ADDR) \
|
|
|
|
mov.a DREG_DEV_ADDR, DREG_TEMP; \
|
|
|
|
st.w [DREG_DEV_ADDR], DREG_TEST_NUM;\
|
|
|
|
debug; \
|
|
|
|
j fail; \
|
|
|
|
pass: \
|
|
|
|
LI(DREG_TEMP, TESTDEV_ADDR) \
|
|
|
|
mov.a DREG_DEV_ADDR, DREG_TEMP; \
|
|
|
|
mov DREG_TEST_NUM, 0; \
|
|
|
|
st.w [DREG_DEV_ADDR], DREG_TEST_NUM;\
|
|
|
|
debug; \
|
|
|
|
j pass;
|