2011-10-30 21:16:46 +04:00
|
|
|
/*
|
|
|
|
* QEMU SPAPR PCI BUS definitions
|
|
|
|
*
|
|
|
|
* Copyright (c) 2011 Alexey Kardashevskiy <aik@au1.ibm.com>
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
#if !defined(__HW_SPAPR_H__)
|
|
|
|
#error Please include spapr.h before this file!
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if !defined(__HW_SPAPR_PCI_H__)
|
|
|
|
#define __HW_SPAPR_PCI_H__
|
|
|
|
|
2012-12-12 16:24:50 +04:00
|
|
|
#include "hw/pci/pci.h"
|
|
|
|
#include "hw/pci/pci_host.h"
|
2013-02-05 20:06:20 +04:00
|
|
|
#include "hw/ppc/xics.h"
|
2011-10-30 21:16:46 +04:00
|
|
|
|
2012-08-07 20:10:37 +04:00
|
|
|
#define SPAPR_MSIX_MAX_DEVS 32
|
|
|
|
|
2012-08-20 21:08:05 +04:00
|
|
|
#define TYPE_SPAPR_PCI_HOST_BRIDGE "spapr-pci-host-bridge"
|
spapr_pci_vfio: Add spapr-pci-vfio-host-bridge to support vfio
The patch adds a spapr-pci-vfio-host-bridge device type
which is a PCI Host Bridge with VFIO support. The new device
inherits from the spapr-pci-host-bridge device and adds an "iommu"
property which is an IOMMU id. This ID represents a minimal entity
for which IOMMU isolation can be guaranteed. In SPAPR architecture IOMMU
group is called a Partitionable Endpoint (PE).
Current implementation supports one IOMMU id per QEMU VFIO PHB. Since
SPAPR allows multiple PHB for no extra cost, this does not seem to
be a problem. This limitation may change in the future though.
Example of use:
Configure and Add 3 functions of a multifunctional device to QEMU:
(the NEC PCI USB card is used as an example here):
-device spapr-pci-vfio-host-bridge,id=USB,iommu=4,index=7 \
-device vfio-pci,host=4:0:1.0,addr=1.0,bus=USB,multifunction=true
-device vfio-pci,host=4:0:1.1,addr=1.1,bus=USB
-device vfio-pci,host=4:0:1.2,addr=1.2,bus=USB
where:
* index=7 is a QEMU PHB index (used as source for MMIO/MSI/IO windows
offset);
* iommu=4 is an IOMMU id which can be found in sysfs:
[aik@vpl2 ~]$ cd /sys/bus/pci/devices/0004:00:00.0/
[aik@vpl2 0004:00:00.0]$ ls -l iommu_group
lrwxrwxrwx 1 root root 0 Jun 5 12:49 iommu_group -> ../../../kernel/iommu_groups/4
Signed-off-by: Alexey Kardashevskiy <aik@ozlabs.ru>
Signed-off-by: Alexander Graf <agraf@suse.de>
2014-06-10 09:39:23 +04:00
|
|
|
#define TYPE_SPAPR_PCI_VFIO_HOST_BRIDGE "spapr-pci-vfio-host-bridge"
|
2012-08-20 21:08:05 +04:00
|
|
|
|
|
|
|
#define SPAPR_PCI_HOST_BRIDGE(obj) \
|
|
|
|
OBJECT_CHECK(sPAPRPHBState, (obj), TYPE_SPAPR_PCI_HOST_BRIDGE)
|
|
|
|
|
spapr_pci_vfio: Add spapr-pci-vfio-host-bridge to support vfio
The patch adds a spapr-pci-vfio-host-bridge device type
which is a PCI Host Bridge with VFIO support. The new device
inherits from the spapr-pci-host-bridge device and adds an "iommu"
property which is an IOMMU id. This ID represents a minimal entity
for which IOMMU isolation can be guaranteed. In SPAPR architecture IOMMU
group is called a Partitionable Endpoint (PE).
Current implementation supports one IOMMU id per QEMU VFIO PHB. Since
SPAPR allows multiple PHB for no extra cost, this does not seem to
be a problem. This limitation may change in the future though.
Example of use:
Configure and Add 3 functions of a multifunctional device to QEMU:
(the NEC PCI USB card is used as an example here):
-device spapr-pci-vfio-host-bridge,id=USB,iommu=4,index=7 \
-device vfio-pci,host=4:0:1.0,addr=1.0,bus=USB,multifunction=true
-device vfio-pci,host=4:0:1.1,addr=1.1,bus=USB
-device vfio-pci,host=4:0:1.2,addr=1.2,bus=USB
where:
* index=7 is a QEMU PHB index (used as source for MMIO/MSI/IO windows
offset);
* iommu=4 is an IOMMU id which can be found in sysfs:
[aik@vpl2 ~]$ cd /sys/bus/pci/devices/0004:00:00.0/
[aik@vpl2 0004:00:00.0]$ ls -l iommu_group
lrwxrwxrwx 1 root root 0 Jun 5 12:49 iommu_group -> ../../../kernel/iommu_groups/4
Signed-off-by: Alexey Kardashevskiy <aik@ozlabs.ru>
Signed-off-by: Alexander Graf <agraf@suse.de>
2014-06-10 09:39:23 +04:00
|
|
|
#define SPAPR_PCI_VFIO_HOST_BRIDGE(obj) \
|
|
|
|
OBJECT_CHECK(sPAPRPHBVFIOState, (obj), TYPE_SPAPR_PCI_VFIO_HOST_BRIDGE)
|
|
|
|
|
2014-05-27 09:36:31 +04:00
|
|
|
#define SPAPR_PCI_HOST_BRIDGE_CLASS(klass) \
|
|
|
|
OBJECT_CLASS_CHECK(sPAPRPHBClass, (klass), TYPE_SPAPR_PCI_HOST_BRIDGE)
|
|
|
|
#define SPAPR_PCI_HOST_BRIDGE_GET_CLASS(obj) \
|
|
|
|
OBJECT_GET_CLASS(sPAPRPHBClass, (obj), TYPE_SPAPR_PCI_HOST_BRIDGE)
|
|
|
|
|
|
|
|
typedef struct sPAPRPHBClass sPAPRPHBClass;
|
|
|
|
typedef struct sPAPRPHBState sPAPRPHBState;
|
spapr_pci_vfio: Add spapr-pci-vfio-host-bridge to support vfio
The patch adds a spapr-pci-vfio-host-bridge device type
which is a PCI Host Bridge with VFIO support. The new device
inherits from the spapr-pci-host-bridge device and adds an "iommu"
property which is an IOMMU id. This ID represents a minimal entity
for which IOMMU isolation can be guaranteed. In SPAPR architecture IOMMU
group is called a Partitionable Endpoint (PE).
Current implementation supports one IOMMU id per QEMU VFIO PHB. Since
SPAPR allows multiple PHB for no extra cost, this does not seem to
be a problem. This limitation may change in the future though.
Example of use:
Configure and Add 3 functions of a multifunctional device to QEMU:
(the NEC PCI USB card is used as an example here):
-device spapr-pci-vfio-host-bridge,id=USB,iommu=4,index=7 \
-device vfio-pci,host=4:0:1.0,addr=1.0,bus=USB,multifunction=true
-device vfio-pci,host=4:0:1.1,addr=1.1,bus=USB
-device vfio-pci,host=4:0:1.2,addr=1.2,bus=USB
where:
* index=7 is a QEMU PHB index (used as source for MMIO/MSI/IO windows
offset);
* iommu=4 is an IOMMU id which can be found in sysfs:
[aik@vpl2 ~]$ cd /sys/bus/pci/devices/0004:00:00.0/
[aik@vpl2 0004:00:00.0]$ ls -l iommu_group
lrwxrwxrwx 1 root root 0 Jun 5 12:49 iommu_group -> ../../../kernel/iommu_groups/4
Signed-off-by: Alexey Kardashevskiy <aik@ozlabs.ru>
Signed-off-by: Alexander Graf <agraf@suse.de>
2014-06-10 09:39:23 +04:00
|
|
|
typedef struct sPAPRPHBVFIOState sPAPRPHBVFIOState;
|
2014-05-27 09:36:31 +04:00
|
|
|
|
|
|
|
struct sPAPRPHBClass {
|
|
|
|
PCIHostBridgeClass parent_class;
|
|
|
|
|
|
|
|
void (*finish_realize)(sPAPRPHBState *sphb, Error **errp);
|
|
|
|
};
|
|
|
|
|
|
|
|
struct sPAPRPHBState {
|
2012-08-20 21:08:09 +04:00
|
|
|
PCIHostState parent_obj;
|
2011-10-30 21:16:46 +04:00
|
|
|
|
2013-01-23 21:20:39 +04:00
|
|
|
int32_t index;
|
2011-10-30 21:16:46 +04:00
|
|
|
uint64_t buid;
|
2012-03-12 21:50:24 +04:00
|
|
|
char *dtbusname;
|
2011-10-30 21:16:46 +04:00
|
|
|
|
|
|
|
MemoryRegion memspace, iospace;
|
2012-10-23 14:30:10 +04:00
|
|
|
hwaddr mem_win_addr, mem_win_size, io_win_addr, io_win_size;
|
2013-07-12 11:38:24 +04:00
|
|
|
MemoryRegion memwindow, iowindow;
|
2012-08-07 20:10:37 +04:00
|
|
|
|
2012-08-07 20:10:38 +04:00
|
|
|
uint32_t dma_liobn;
|
2012-10-30 15:47:48 +04:00
|
|
|
AddressSpace iommu_as;
|
2014-05-27 09:36:32 +04:00
|
|
|
MemoryRegion iommu_root;
|
2011-10-30 21:16:46 +04:00
|
|
|
|
2013-07-18 23:33:02 +04:00
|
|
|
struct spapr_pci_lsi {
|
2012-08-07 20:10:32 +04:00
|
|
|
uint32_t irq;
|
2012-04-25 21:55:42 +04:00
|
|
|
} lsi_table[PCI_NUM_PINS];
|
2011-10-30 21:16:46 +04:00
|
|
|
|
2013-07-18 23:33:02 +04:00
|
|
|
struct spapr_pci_msi {
|
2012-08-07 20:10:37 +04:00
|
|
|
uint32_t config_addr;
|
|
|
|
uint32_t irq;
|
2013-07-18 23:33:02 +04:00
|
|
|
uint32_t nvec;
|
2012-08-07 20:10:37 +04:00
|
|
|
} msi_table[SPAPR_MSIX_MAX_DEVS];
|
|
|
|
|
2011-10-30 21:16:46 +04:00
|
|
|
QLIST_ENTRY(sPAPRPHBState) list;
|
2014-05-27 09:36:31 +04:00
|
|
|
};
|
2011-10-30 21:16:46 +04:00
|
|
|
|
spapr_pci_vfio: Add spapr-pci-vfio-host-bridge to support vfio
The patch adds a spapr-pci-vfio-host-bridge device type
which is a PCI Host Bridge with VFIO support. The new device
inherits from the spapr-pci-host-bridge device and adds an "iommu"
property which is an IOMMU id. This ID represents a minimal entity
for which IOMMU isolation can be guaranteed. In SPAPR architecture IOMMU
group is called a Partitionable Endpoint (PE).
Current implementation supports one IOMMU id per QEMU VFIO PHB. Since
SPAPR allows multiple PHB for no extra cost, this does not seem to
be a problem. This limitation may change in the future though.
Example of use:
Configure and Add 3 functions of a multifunctional device to QEMU:
(the NEC PCI USB card is used as an example here):
-device spapr-pci-vfio-host-bridge,id=USB,iommu=4,index=7 \
-device vfio-pci,host=4:0:1.0,addr=1.0,bus=USB,multifunction=true
-device vfio-pci,host=4:0:1.1,addr=1.1,bus=USB
-device vfio-pci,host=4:0:1.2,addr=1.2,bus=USB
where:
* index=7 is a QEMU PHB index (used as source for MMIO/MSI/IO windows
offset);
* iommu=4 is an IOMMU id which can be found in sysfs:
[aik@vpl2 ~]$ cd /sys/bus/pci/devices/0004:00:00.0/
[aik@vpl2 0004:00:00.0]$ ls -l iommu_group
lrwxrwxrwx 1 root root 0 Jun 5 12:49 iommu_group -> ../../../kernel/iommu_groups/4
Signed-off-by: Alexey Kardashevskiy <aik@ozlabs.ru>
Signed-off-by: Alexander Graf <agraf@suse.de>
2014-06-10 09:39:23 +04:00
|
|
|
struct sPAPRPHBVFIOState {
|
|
|
|
sPAPRPHBState phb;
|
|
|
|
|
|
|
|
int32_t iommugroupid;
|
|
|
|
};
|
|
|
|
|
2013-01-23 21:20:39 +04:00
|
|
|
#define SPAPR_PCI_BASE_BUID 0x800000020000000ULL
|
|
|
|
|
|
|
|
#define SPAPR_PCI_WINDOW_BASE 0x10000000000ULL
|
|
|
|
#define SPAPR_PCI_WINDOW_SPACING 0x1000000000ULL
|
|
|
|
#define SPAPR_PCI_MMIO_WIN_OFF 0xA0000000
|
|
|
|
#define SPAPR_PCI_MMIO_WIN_SIZE 0x20000000
|
|
|
|
#define SPAPR_PCI_IO_WIN_OFF 0x80000000
|
|
|
|
#define SPAPR_PCI_IO_WIN_SIZE 0x10000
|
2013-07-12 11:38:24 +04:00
|
|
|
|
|
|
|
#define SPAPR_PCI_MSI_WINDOW 0x40000000000ULL
|
2013-01-23 21:20:39 +04:00
|
|
|
|
|
|
|
#define SPAPR_PCI_MEM_WIN_BUS_OFFSET 0x80000000ULL
|
|
|
|
|
2012-08-07 20:10:32 +04:00
|
|
|
static inline qemu_irq spapr_phb_lsi_qirq(struct sPAPRPHBState *phb, int pin)
|
|
|
|
{
|
|
|
|
return xics_get_qirq(spapr->icp, phb->lsi_table[pin].irq);
|
|
|
|
}
|
|
|
|
|
2013-03-13 19:53:25 +04:00
|
|
|
PCIHostState *spapr_create_phb(sPAPREnvironment *spapr, int index);
|
2011-10-30 21:16:46 +04:00
|
|
|
|
2012-06-13 22:40:06 +04:00
|
|
|
int spapr_populate_pci_dt(sPAPRPHBState *phb,
|
|
|
|
uint32_t xics_phandle,
|
|
|
|
void *fdt);
|
2011-10-30 21:16:46 +04:00
|
|
|
|
2013-07-12 11:38:24 +04:00
|
|
|
void spapr_pci_msi_init(sPAPREnvironment *spapr, hwaddr addr);
|
|
|
|
|
2012-08-07 20:10:33 +04:00
|
|
|
void spapr_pci_rtas_init(void);
|
|
|
|
|
2011-10-30 21:16:46 +04:00
|
|
|
#endif /* __HW_SPAPR_PCI_H__ */
|