2012-02-16 13:56:05 +04:00
|
|
|
/*
|
|
|
|
* Samsung exynos4 SoC based boards emulation
|
|
|
|
*
|
|
|
|
* Copyright (c) 2011 Samsung Electronics Co., Ltd. All rights reserved.
|
|
|
|
* Maksim Kozlov <m.kozlov@samsung.com>
|
|
|
|
* Evgeny Voevodin <e.voevodin@samsung.com>
|
|
|
|
* Igor Mitsyanko <i.mitsyanko@samsung.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
|
|
* for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2015-12-07 19:23:45 +03:00
|
|
|
#include "qemu/osdep.h"
|
2019-05-23 16:47:44 +03:00
|
|
|
#include "qemu/units.h"
|
2017-06-13 16:56:57 +03:00
|
|
|
#include "qapi/error.h"
|
2017-04-20 19:32:28 +03:00
|
|
|
#include "qemu/error-report.h"
|
2016-01-19 23:51:44 +03:00
|
|
|
#include "cpu.h"
|
2012-12-17 21:20:04 +04:00
|
|
|
#include "sysemu/sysemu.h"
|
2013-02-04 18:40:22 +04:00
|
|
|
#include "hw/sysbus.h"
|
2012-10-24 10:43:34 +04:00
|
|
|
#include "net/net.h"
|
2019-05-23 16:47:43 +03:00
|
|
|
#include "hw/arm/boot.h"
|
2012-12-17 21:19:49 +04:00
|
|
|
#include "exec/address-spaces.h"
|
2013-02-05 20:06:20 +04:00
|
|
|
#include "hw/arm/exynos4210.h"
|
2019-04-12 19:54:15 +03:00
|
|
|
#include "hw/net/lan9118.h"
|
2019-08-12 08:23:51 +03:00
|
|
|
#include "hw/qdev-properties.h"
|
2013-02-04 18:40:22 +04:00
|
|
|
#include "hw/boards.h"
|
2019-08-12 08:23:42 +03:00
|
|
|
#include "hw/irq.h"
|
2012-02-16 13:56:05 +04:00
|
|
|
|
2012-02-16 13:56:06 +04:00
|
|
|
#define SMDK_LAN9118_BASE_ADDR 0x05000000
|
|
|
|
|
2012-02-16 13:56:05 +04:00
|
|
|
typedef enum Exynos4BoardType {
|
|
|
|
EXYNOS4_BOARD_NURI,
|
|
|
|
EXYNOS4_BOARD_SMDKC210,
|
|
|
|
EXYNOS4_NUM_OF_BOARDS
|
|
|
|
} Exynos4BoardType;
|
|
|
|
|
2017-06-13 16:56:57 +03:00
|
|
|
typedef struct Exynos4BoardState {
|
2019-05-23 16:47:44 +03:00
|
|
|
Exynos4210State soc;
|
2017-06-13 16:56:57 +03:00
|
|
|
MemoryRegion dram0_mem;
|
|
|
|
MemoryRegion dram1_mem;
|
|
|
|
} Exynos4BoardState;
|
|
|
|
|
2012-02-16 13:56:05 +04:00
|
|
|
static int exynos4_board_id[EXYNOS4_NUM_OF_BOARDS] = {
|
|
|
|
[EXYNOS4_BOARD_NURI] = 0xD33,
|
|
|
|
[EXYNOS4_BOARD_SMDKC210] = 0xB16,
|
|
|
|
};
|
|
|
|
|
|
|
|
static int exynos4_board_smp_bootreg_addr[EXYNOS4_NUM_OF_BOARDS] = {
|
|
|
|
[EXYNOS4_BOARD_NURI] = EXYNOS4210_SECOND_CPU_BOOTREG,
|
|
|
|
[EXYNOS4_BOARD_SMDKC210] = EXYNOS4210_SECOND_CPU_BOOTREG,
|
|
|
|
};
|
|
|
|
|
|
|
|
static unsigned long exynos4_board_ram_size[EXYNOS4_NUM_OF_BOARDS] = {
|
2019-05-23 16:47:44 +03:00
|
|
|
[EXYNOS4_BOARD_NURI] = 1 * GiB,
|
|
|
|
[EXYNOS4_BOARD_SMDKC210] = 1 * GiB,
|
2012-02-16 13:56:05 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct arm_boot_info exynos4_board_binfo = {
|
|
|
|
.loader_start = EXYNOS4210_BASE_BOOT_ADDR,
|
|
|
|
.smp_loader_start = EXYNOS4210_SMP_BOOT_ADDR,
|
|
|
|
.nb_cpus = EXYNOS4210_NCPUS,
|
2012-04-13 15:39:06 +04:00
|
|
|
.write_secondary_boot = exynos4210_write_secondary,
|
2012-02-16 13:56:05 +04:00
|
|
|
};
|
|
|
|
|
2012-02-16 13:56:06 +04:00
|
|
|
static void lan9215_init(uint32_t base, qemu_irq irq)
|
|
|
|
{
|
|
|
|
DeviceState *dev;
|
|
|
|
SysBusDevice *s;
|
|
|
|
|
|
|
|
/* This should be a 9215 but the 9118 is close enough */
|
2012-07-24 19:35:11 +04:00
|
|
|
if (nd_table[0].used) {
|
2012-02-16 13:56:06 +04:00
|
|
|
qemu_check_nic_model(&nd_table[0], "lan9118");
|
2019-04-12 19:54:15 +03:00
|
|
|
dev = qdev_create(NULL, TYPE_LAN9118);
|
2012-02-16 13:56:06 +04:00
|
|
|
qdev_set_nic_properties(dev, &nd_table[0]);
|
|
|
|
qdev_prop_set_uint32(dev, "mode_16bit", 1);
|
|
|
|
qdev_init_nofail(dev);
|
2013-01-20 05:47:33 +04:00
|
|
|
s = SYS_BUS_DEVICE(dev);
|
2012-02-16 13:56:06 +04:00
|
|
|
sysbus_mmio_map(s, 0, base);
|
|
|
|
sysbus_connect_irq(s, 0, irq);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2017-06-13 16:56:57 +03:00
|
|
|
static void exynos4_boards_init_ram(Exynos4BoardState *s,
|
|
|
|
MemoryRegion *system_mem,
|
|
|
|
unsigned long ram_size)
|
|
|
|
{
|
|
|
|
unsigned long mem_size = ram_size;
|
|
|
|
|
|
|
|
if (mem_size > EXYNOS4210_DRAM_MAX_SIZE) {
|
2017-07-07 17:42:53 +03:00
|
|
|
memory_region_init_ram(&s->dram1_mem, NULL, "exynos4210.dram1",
|
2017-06-13 16:56:57 +03:00
|
|
|
mem_size - EXYNOS4210_DRAM_MAX_SIZE,
|
|
|
|
&error_fatal);
|
|
|
|
memory_region_add_subregion(system_mem, EXYNOS4210_DRAM1_BASE_ADDR,
|
|
|
|
&s->dram1_mem);
|
|
|
|
mem_size = EXYNOS4210_DRAM_MAX_SIZE;
|
|
|
|
}
|
|
|
|
|
2017-07-07 17:42:53 +03:00
|
|
|
memory_region_init_ram(&s->dram0_mem, NULL, "exynos4210.dram0", mem_size,
|
2017-06-13 16:56:57 +03:00
|
|
|
&error_fatal);
|
|
|
|
memory_region_add_subregion(system_mem, EXYNOS4210_DRAM0_BASE_ADDR,
|
|
|
|
&s->dram0_mem);
|
|
|
|
}
|
|
|
|
|
|
|
|
static Exynos4BoardState *
|
|
|
|
exynos4_boards_init_common(MachineState *machine,
|
|
|
|
Exynos4BoardType board_type)
|
2012-02-16 13:56:05 +04:00
|
|
|
{
|
2017-06-13 16:56:57 +03:00
|
|
|
Exynos4BoardState *s = g_new(Exynos4BoardState, 1);
|
2012-02-16 13:56:05 +04:00
|
|
|
|
|
|
|
exynos4_board_binfo.ram_size = exynos4_board_ram_size[board_type];
|
|
|
|
exynos4_board_binfo.board_id = exynos4_board_id[board_type];
|
|
|
|
exynos4_board_binfo.smp_bootreg_addr =
|
|
|
|
exynos4_board_smp_bootreg_addr[board_type];
|
2012-02-16 13:56:09 +04:00
|
|
|
exynos4_board_binfo.gic_cpu_if_addr =
|
|
|
|
EXYNOS4210_SMP_PRIVATE_BASE_ADDR + 0x100;
|
2012-02-16 13:56:05 +04:00
|
|
|
|
2017-06-13 16:56:57 +03:00
|
|
|
exynos4_boards_init_ram(s, get_system_memory(),
|
|
|
|
exynos4_board_ram_size[board_type]);
|
|
|
|
|
2019-08-23 17:32:46 +03:00
|
|
|
sysbus_init_child_obj(OBJECT(machine), "soc",
|
|
|
|
&s->soc, sizeof(s->soc), TYPE_EXYNOS4210_SOC);
|
2019-05-23 16:47:44 +03:00
|
|
|
object_property_set_bool(OBJECT(&s->soc), true, "realized",
|
|
|
|
&error_fatal);
|
2017-06-13 16:56:57 +03:00
|
|
|
|
|
|
|
return s;
|
2012-02-16 13:56:05 +04:00
|
|
|
}
|
|
|
|
|
2014-05-07 18:42:57 +04:00
|
|
|
static void nuri_init(MachineState *machine)
|
2012-02-16 13:56:05 +04:00
|
|
|
{
|
2014-05-07 18:42:57 +04:00
|
|
|
exynos4_boards_init_common(machine, EXYNOS4_BOARD_NURI);
|
2012-02-16 13:56:05 +04:00
|
|
|
|
2019-08-09 09:57:21 +03:00
|
|
|
arm_load_kernel(ARM_CPU(first_cpu), machine, &exynos4_board_binfo);
|
2012-02-16 13:56:05 +04:00
|
|
|
}
|
|
|
|
|
2014-05-07 18:42:57 +04:00
|
|
|
static void smdkc210_init(MachineState *machine)
|
2012-02-16 13:56:05 +04:00
|
|
|
{
|
2017-06-13 16:56:57 +03:00
|
|
|
Exynos4BoardState *s = exynos4_boards_init_common(machine,
|
|
|
|
EXYNOS4_BOARD_SMDKC210);
|
2012-02-16 13:56:05 +04:00
|
|
|
|
2012-02-16 13:56:06 +04:00
|
|
|
lan9215_init(SMDK_LAN9118_BASE_ADDR,
|
2019-05-23 16:47:44 +03:00
|
|
|
qemu_irq_invert(s->soc.irq_table[exynos4210_get_irq(37, 1)]));
|
2019-08-09 09:57:21 +03:00
|
|
|
arm_load_kernel(ARM_CPU(first_cpu), machine, &exynos4_board_binfo);
|
2012-02-16 13:56:05 +04:00
|
|
|
}
|
|
|
|
|
2015-09-19 11:49:44 +03:00
|
|
|
static void nuri_class_init(ObjectClass *oc, void *data)
|
2015-09-04 21:37:08 +03:00
|
|
|
{
|
2015-09-19 11:49:44 +03:00
|
|
|
MachineClass *mc = MACHINE_CLASS(oc);
|
|
|
|
|
2015-09-04 21:37:08 +03:00
|
|
|
mc->desc = "Samsung NURI board (Exynos4210)";
|
|
|
|
mc->init = nuri_init;
|
|
|
|
mc->max_cpus = EXYNOS4210_NCPUS;
|
2017-11-13 16:55:27 +03:00
|
|
|
mc->min_cpus = EXYNOS4210_NCPUS;
|
|
|
|
mc->default_cpus = EXYNOS4210_NCPUS;
|
2017-09-07 15:54:54 +03:00
|
|
|
mc->ignore_memory_transaction_failures = true;
|
2015-09-04 21:37:08 +03:00
|
|
|
}
|
2015-09-04 21:37:05 +03:00
|
|
|
|
2015-09-19 11:49:44 +03:00
|
|
|
static const TypeInfo nuri_type = {
|
|
|
|
.name = MACHINE_TYPE_NAME("nuri"),
|
|
|
|
.parent = TYPE_MACHINE,
|
|
|
|
.class_init = nuri_class_init,
|
|
|
|
};
|
2012-02-16 13:56:05 +04:00
|
|
|
|
2015-09-19 11:49:44 +03:00
|
|
|
static void smdkc210_class_init(ObjectClass *oc, void *data)
|
2012-02-16 13:56:05 +04:00
|
|
|
{
|
2015-09-19 11:49:44 +03:00
|
|
|
MachineClass *mc = MACHINE_CLASS(oc);
|
|
|
|
|
2015-09-04 21:37:08 +03:00
|
|
|
mc->desc = "Samsung SMDKC210 board (Exynos4210)";
|
|
|
|
mc->init = smdkc210_init;
|
|
|
|
mc->max_cpus = EXYNOS4210_NCPUS;
|
2017-11-13 16:55:27 +03:00
|
|
|
mc->min_cpus = EXYNOS4210_NCPUS;
|
|
|
|
mc->default_cpus = EXYNOS4210_NCPUS;
|
2017-09-07 15:54:54 +03:00
|
|
|
mc->ignore_memory_transaction_failures = true;
|
2012-02-16 13:56:05 +04:00
|
|
|
}
|
|
|
|
|
2015-09-19 11:49:44 +03:00
|
|
|
static const TypeInfo smdkc210_type = {
|
|
|
|
.name = MACHINE_TYPE_NAME("smdkc210"),
|
|
|
|
.parent = TYPE_MACHINE,
|
|
|
|
.class_init = smdkc210_class_init,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void exynos4_machines_init(void)
|
|
|
|
{
|
|
|
|
type_register_static(&nuri_type);
|
|
|
|
type_register_static(&smdkc210_type);
|
|
|
|
}
|
|
|
|
|
2016-02-16 23:59:04 +03:00
|
|
|
type_init(exynos4_machines_init)
|