2019-08-16 16:26:17 +03:00
|
|
|
pci_ss = ss.source_set()
|
|
|
|
pci_ss.add(files('pci_bridge_dev.c'))
|
|
|
|
pci_ss.add(when: 'CONFIG_I82801B11', if_true: files('i82801b11.c'))
|
|
|
|
pci_ss.add(when: 'CONFIG_IOH3420', if_true: files('ioh3420.c'))
|
2023-05-15 17:28:46 +03:00
|
|
|
pci_ss.add(when: 'CONFIG_PCIE_PORT', if_true: files('pcie_root_port.c', 'gen_pcie_root_port.c'))
|
|
|
|
pci_ss.add(when: 'CONFIG_PCIE_PCI_BRIDGE', if_true: files('pcie_pci_bridge.c'))
|
2022-06-08 17:54:37 +03:00
|
|
|
pci_ss.add(when: 'CONFIG_PXB', if_true: files('pci_expander_bridge.c'),
|
|
|
|
if_false: files('pci_expander_bridge_stubs.c'))
|
2019-08-16 16:26:17 +03:00
|
|
|
pci_ss.add(when: 'CONFIG_XIO3130', if_true: files('xio3130_upstream.c', 'xio3130_downstream.c'))
|
2022-06-16 17:51:25 +03:00
|
|
|
pci_ss.add(when: 'CONFIG_CXL', if_true: files('cxl_root_port.c', 'cxl_upstream.c', 'cxl_downstream.c'))
|
2019-08-16 16:26:17 +03:00
|
|
|
|
|
|
|
# Sun4u
|
|
|
|
pci_ss.add(when: 'CONFIG_SIMBA', if_true: files('simba.c'))
|
|
|
|
|
|
|
|
softmmu_ss.add_all(when: 'CONFIG_PCI', if_true: pci_ss)
|
2022-06-08 17:54:37 +03:00
|
|
|
|
|
|
|
softmmu_ss.add(when: 'CONFIG_ALL', if_true: files('pci_expander_bridge_stubs.c'))
|