2004-12-20 02:18:01 +03:00
|
|
|
/*
|
|
|
|
* QEMU Sparc SLAVIO timer controller emulation
|
|
|
|
*
|
2005-04-07 00:47:48 +04:00
|
|
|
* Copyright (c) 2003-2005 Fabrice Bellard
|
2007-09-17 01:08:06 +04:00
|
|
|
*
|
2004-12-20 02:18:01 +03:00
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
#include "vl.h"
|
|
|
|
|
|
|
|
//#define DEBUG_TIMER
|
|
|
|
|
2005-04-07 00:47:48 +04:00
|
|
|
#ifdef DEBUG_TIMER
|
|
|
|
#define DPRINTF(fmt, args...) \
|
|
|
|
do { printf("TIMER: " fmt , ##args); } while (0)
|
|
|
|
#else
|
|
|
|
#define DPRINTF(fmt, args...)
|
|
|
|
#endif
|
|
|
|
|
2004-12-20 02:18:01 +03:00
|
|
|
/*
|
|
|
|
* Registers of hardware timer in sun4m.
|
|
|
|
*
|
|
|
|
* This is the timer/counter part of chip STP2001 (Slave I/O), also
|
|
|
|
* produced as NCR89C105. See
|
|
|
|
* http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR89C105.txt
|
2007-09-17 01:08:06 +04:00
|
|
|
*
|
2004-12-20 02:18:01 +03:00
|
|
|
* The 31-bit counter is incremented every 500ns by bit 9. Bits 8..0
|
|
|
|
* are zero. Bit 31 is 1 when count has been reached.
|
|
|
|
*
|
2005-12-05 23:31:52 +03:00
|
|
|
* Per-CPU timers interrupt local CPU, system timer uses normal
|
|
|
|
* interrupt routing.
|
|
|
|
*
|
2004-12-20 02:18:01 +03:00
|
|
|
*/
|
|
|
|
|
2007-10-06 15:25:43 +04:00
|
|
|
#define MAX_CPUS 16
|
|
|
|
|
2004-12-20 02:18:01 +03:00
|
|
|
typedef struct SLAVIO_TIMERState {
|
2007-05-27 20:37:49 +04:00
|
|
|
qemu_irq irq;
|
2007-05-24 23:48:41 +04:00
|
|
|
ptimer_state *timer;
|
|
|
|
uint32_t count, counthigh, reached;
|
|
|
|
uint64_t limit;
|
2007-10-07 14:00:55 +04:00
|
|
|
// processor only
|
|
|
|
int running;
|
|
|
|
struct SLAVIO_TIMERState *master;
|
|
|
|
int slave_index;
|
|
|
|
// system only
|
2007-10-06 15:25:43 +04:00
|
|
|
struct SLAVIO_TIMERState *slave[MAX_CPUS];
|
|
|
|
uint32_t slave_mode;
|
2004-12-20 02:18:01 +03:00
|
|
|
} SLAVIO_TIMERState;
|
|
|
|
|
|
|
|
#define TIMER_MAXADDR 0x1f
|
2007-10-07 14:00:55 +04:00
|
|
|
#define SYS_TIMER_SIZE 0x14
|
2007-10-06 15:25:43 +04:00
|
|
|
#define CPU_TIMER_SIZE 0x10
|
2004-12-20 02:18:01 +03:00
|
|
|
|
2007-10-07 14:00:55 +04:00
|
|
|
static int slavio_timer_is_user(SLAVIO_TIMERState *s)
|
|
|
|
{
|
|
|
|
return s->master && (s->master->slave_mode & (1 << s->slave_index));
|
|
|
|
}
|
|
|
|
|
2004-12-20 02:18:01 +03:00
|
|
|
// Update count, set irq, update expire_time
|
2007-05-24 23:48:41 +04:00
|
|
|
// Convert from ptimer countdown units
|
2004-12-20 02:18:01 +03:00
|
|
|
static void slavio_timer_get_out(SLAVIO_TIMERState *s)
|
|
|
|
{
|
2007-05-24 23:48:41 +04:00
|
|
|
uint64_t count;
|
2004-12-20 02:18:01 +03:00
|
|
|
|
2007-05-24 23:48:41 +04:00
|
|
|
count = s->limit - (ptimer_get_count(s->timer) << 9);
|
|
|
|
DPRINTF("get_out: limit %" PRIx64 " count %x%08x\n", s->limit, s->counthigh,
|
|
|
|
s->count);
|
|
|
|
s->count = count & 0xfffffe00;
|
|
|
|
s->counthigh = count >> 32;
|
2004-12-20 02:18:01 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
// timer callback
|
|
|
|
static void slavio_timer_irq(void *opaque)
|
|
|
|
{
|
|
|
|
SLAVIO_TIMERState *s = opaque;
|
|
|
|
|
|
|
|
slavio_timer_get_out(s);
|
2007-05-24 23:48:41 +04:00
|
|
|
DPRINTF("callback: count %x%08x\n", s->counthigh, s->count);
|
2007-10-07 14:00:55 +04:00
|
|
|
if (!slavio_timer_is_user(s)) {
|
|
|
|
s->reached = 0x80000000;
|
2007-10-06 15:28:21 +04:00
|
|
|
qemu_irq_raise(s->irq);
|
2007-10-07 14:00:55 +04:00
|
|
|
}
|
2004-12-20 02:18:01 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
static uint32_t slavio_timer_mem_readl(void *opaque, target_phys_addr_t addr)
|
|
|
|
{
|
|
|
|
SLAVIO_TIMERState *s = opaque;
|
2007-05-24 23:48:41 +04:00
|
|
|
uint32_t saddr, ret;
|
2004-12-20 02:18:01 +03:00
|
|
|
|
|
|
|
saddr = (addr & TIMER_MAXADDR) >> 2;
|
|
|
|
switch (saddr) {
|
|
|
|
case 0:
|
2007-10-06 15:28:21 +04:00
|
|
|
// read limit (system counter mode) or read most signifying
|
|
|
|
// part of counter (user mode)
|
2007-10-07 14:00:55 +04:00
|
|
|
if (slavio_timer_is_user(s)) {
|
|
|
|
// read user timer MSW
|
|
|
|
slavio_timer_get_out(s);
|
|
|
|
ret = s->counthigh;
|
|
|
|
} else {
|
|
|
|
// read limit
|
2007-10-06 15:28:21 +04:00
|
|
|
// clear irq
|
2007-05-27 20:37:49 +04:00
|
|
|
qemu_irq_lower(s->irq);
|
2007-10-06 15:28:21 +04:00
|
|
|
s->reached = 0;
|
2007-05-24 23:48:41 +04:00
|
|
|
ret = s->limit & 0x7fffffff;
|
2007-10-06 15:28:21 +04:00
|
|
|
}
|
2007-05-24 23:48:41 +04:00
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
case 1:
|
2007-10-06 15:28:21 +04:00
|
|
|
// read counter and reached bit (system mode) or read lsbits
|
|
|
|
// of counter (user mode)
|
|
|
|
slavio_timer_get_out(s);
|
2007-10-07 14:00:55 +04:00
|
|
|
if (slavio_timer_is_user(s)) // read user timer LSW
|
|
|
|
ret = s->count & 0xffffffe00;
|
|
|
|
else // read limit
|
|
|
|
ret = (s->count & 0x7ffffe00) | s->reached;
|
2007-05-24 23:48:41 +04:00
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
case 3:
|
2007-10-07 14:00:55 +04:00
|
|
|
// only available in processor counter/timer
|
2007-10-06 15:28:21 +04:00
|
|
|
// read start/stop status
|
2007-10-07 14:00:55 +04:00
|
|
|
ret = s->running;
|
2007-05-24 23:48:41 +04:00
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
case 4:
|
2007-10-07 14:00:55 +04:00
|
|
|
// only available in system counter
|
2007-10-06 15:28:21 +04:00
|
|
|
// read user/system mode
|
2007-10-06 15:25:43 +04:00
|
|
|
ret = s->slave_mode;
|
2007-05-24 23:48:41 +04:00
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
default:
|
2007-10-07 14:00:55 +04:00
|
|
|
DPRINTF("invalid read address " TARGET_FMT_plx "\n", addr);
|
2007-05-24 23:48:41 +04:00
|
|
|
ret = 0;
|
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
}
|
2007-05-24 23:48:41 +04:00
|
|
|
DPRINTF("read " TARGET_FMT_plx " = %08x\n", addr, ret);
|
|
|
|
|
|
|
|
return ret;
|
2004-12-20 02:18:01 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
static void slavio_timer_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
|
|
|
|
{
|
|
|
|
SLAVIO_TIMERState *s = opaque;
|
|
|
|
uint32_t saddr;
|
2007-05-24 23:48:41 +04:00
|
|
|
int reload = 0;
|
2004-12-20 02:18:01 +03:00
|
|
|
|
2007-05-24 23:48:41 +04:00
|
|
|
DPRINTF("write " TARGET_FMT_plx " %08x\n", addr, val);
|
2004-12-20 02:18:01 +03:00
|
|
|
saddr = (addr & TIMER_MAXADDR) >> 2;
|
|
|
|
switch (saddr) {
|
|
|
|
case 0:
|
2007-10-07 14:00:55 +04:00
|
|
|
if (slavio_timer_is_user(s)) {
|
|
|
|
// set user counter MSW, reset counter
|
2007-10-06 15:25:43 +04:00
|
|
|
qemu_irq_lower(s->irq);
|
2007-10-07 14:00:55 +04:00
|
|
|
s->limit = 0x7ffffffffffffe00ULL;
|
|
|
|
DPRINTF("processor %d user timer reset\n", s->slave_index);
|
|
|
|
ptimer_set_limit(s->timer, s->limit >> 9, 1);
|
|
|
|
} else {
|
|
|
|
// set limit, reset counter
|
|
|
|
qemu_irq_lower(s->irq);
|
|
|
|
s->limit = val & 0x7ffffe00ULL;
|
2007-10-06 15:25:43 +04:00
|
|
|
if (!s->limit)
|
2007-10-07 14:00:55 +04:00
|
|
|
s->limit = 0x7ffffe00ULL;
|
2007-10-06 15:25:43 +04:00
|
|
|
ptimer_set_limit(s->timer, s->limit >> 9, 1);
|
|
|
|
}
|
2007-10-07 14:00:55 +04:00
|
|
|
break;
|
|
|
|
case 1:
|
|
|
|
if (slavio_timer_is_user(s)) {
|
|
|
|
// set user counter LSW, reset counter
|
|
|
|
qemu_irq_lower(s->irq);
|
|
|
|
s->limit = 0x7ffffffffffffe00ULL;
|
|
|
|
DPRINTF("processor %d user timer reset\n", s->slave_index);
|
|
|
|
ptimer_set_limit(s->timer, s->limit >> 9, 1);
|
|
|
|
} else
|
|
|
|
DPRINTF("not user timer\n");
|
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
case 2:
|
2007-10-06 15:28:21 +04:00
|
|
|
// set limit without resetting counter
|
2007-05-24 23:48:41 +04:00
|
|
|
s->limit = val & 0x7ffffe00ULL;
|
|
|
|
if (!s->limit)
|
|
|
|
s->limit = 0x7ffffe00ULL;
|
|
|
|
ptimer_set_limit(s->timer, s->limit >> 9, reload);
|
2007-10-06 15:28:21 +04:00
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
case 3:
|
2007-10-07 14:00:55 +04:00
|
|
|
if (slavio_timer_is_user(s)) {
|
|
|
|
// start/stop user counter
|
|
|
|
if ((val & 1) && !s->running) {
|
|
|
|
DPRINTF("processor %d user timer started\n", s->slave_index);
|
2007-05-24 23:48:41 +04:00
|
|
|
ptimer_run(s->timer, 0);
|
2007-10-07 14:00:55 +04:00
|
|
|
s->running = 1;
|
|
|
|
} else if (!(val & 1) && s->running) {
|
|
|
|
DPRINTF("processor %d user timer stopped\n", s->slave_index);
|
|
|
|
ptimer_stop(s->timer);
|
|
|
|
s->running = 0;
|
2007-10-06 15:28:21 +04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
case 4:
|
2007-10-07 14:00:55 +04:00
|
|
|
if (s->master == NULL) {
|
2007-10-06 15:25:43 +04:00
|
|
|
unsigned int i;
|
|
|
|
|
|
|
|
for (i = 0; i < MAX_CPUS; i++) {
|
|
|
|
if (val & (1 << i)) {
|
|
|
|
qemu_irq_lower(s->slave[i]->irq);
|
|
|
|
s->slave[i]->limit = -1ULL;
|
|
|
|
}
|
2007-10-07 14:00:55 +04:00
|
|
|
if ((val & (1 << i)) != (s->slave_mode & (1 << i))) {
|
|
|
|
ptimer_stop(s->slave[i]->timer);
|
|
|
|
ptimer_set_limit(s->slave[i]->timer, s->slave[i]->limit >> 9, 1);
|
|
|
|
DPRINTF("processor %d timer changed\n", s->slave[i]->slave_index);
|
|
|
|
ptimer_run(s->slave[i]->timer, 0);
|
|
|
|
}
|
2007-10-06 15:25:43 +04:00
|
|
|
}
|
|
|
|
s->slave_mode = val & ((1 << MAX_CPUS) - 1);
|
2007-10-07 14:00:55 +04:00
|
|
|
} else
|
|
|
|
DPRINTF("not system timer\n");
|
2007-10-06 15:28:21 +04:00
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
default:
|
2007-10-07 14:00:55 +04:00
|
|
|
DPRINTF("invalid write address " TARGET_FMT_plx "\n", addr);
|
2007-10-06 15:28:21 +04:00
|
|
|
break;
|
2004-12-20 02:18:01 +03:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static CPUReadMemoryFunc *slavio_timer_mem_read[3] = {
|
|
|
|
slavio_timer_mem_readl,
|
|
|
|
slavio_timer_mem_readl,
|
|
|
|
slavio_timer_mem_readl,
|
|
|
|
};
|
|
|
|
|
|
|
|
static CPUWriteMemoryFunc *slavio_timer_mem_write[3] = {
|
|
|
|
slavio_timer_mem_writel,
|
|
|
|
slavio_timer_mem_writel,
|
|
|
|
slavio_timer_mem_writel,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void slavio_timer_save(QEMUFile *f, void *opaque)
|
|
|
|
{
|
|
|
|
SLAVIO_TIMERState *s = opaque;
|
|
|
|
|
2007-05-24 23:48:41 +04:00
|
|
|
qemu_put_be64s(f, &s->limit);
|
2004-12-20 02:18:01 +03:00
|
|
|
qemu_put_be32s(f, &s->count);
|
|
|
|
qemu_put_be32s(f, &s->counthigh);
|
2007-05-27 20:37:49 +04:00
|
|
|
qemu_put_be32(f, 0); // Was irq
|
2004-12-20 02:18:01 +03:00
|
|
|
qemu_put_be32s(f, &s->reached);
|
2007-10-07 14:00:55 +04:00
|
|
|
qemu_put_be32s(f, &s->running);
|
|
|
|
qemu_put_be32s(f, 0); // Was mode
|
2007-05-24 23:48:41 +04:00
|
|
|
qemu_put_ptimer(f, s->timer);
|
2004-12-20 02:18:01 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
static int slavio_timer_load(QEMUFile *f, void *opaque, int version_id)
|
|
|
|
{
|
|
|
|
SLAVIO_TIMERState *s = opaque;
|
2007-05-27 20:37:49 +04:00
|
|
|
uint32_t tmp;
|
2007-09-17 12:09:54 +04:00
|
|
|
|
2007-05-24 23:48:41 +04:00
|
|
|
if (version_id != 2)
|
2004-12-20 02:18:01 +03:00
|
|
|
return -EINVAL;
|
|
|
|
|
2007-05-24 23:48:41 +04:00
|
|
|
qemu_get_be64s(f, &s->limit);
|
2004-12-20 02:18:01 +03:00
|
|
|
qemu_get_be32s(f, &s->count);
|
|
|
|
qemu_get_be32s(f, &s->counthigh);
|
2007-05-27 20:37:49 +04:00
|
|
|
qemu_get_be32s(f, &tmp); // Was irq
|
2004-12-20 02:18:01 +03:00
|
|
|
qemu_get_be32s(f, &s->reached);
|
2007-10-07 14:00:55 +04:00
|
|
|
qemu_get_be32s(f, &s->running);
|
|
|
|
qemu_get_be32s(f, &tmp); // Was mode
|
2007-05-24 23:48:41 +04:00
|
|
|
qemu_get_ptimer(f, s->timer);
|
|
|
|
|
2004-12-20 02:18:01 +03:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void slavio_timer_reset(void *opaque)
|
|
|
|
{
|
|
|
|
SLAVIO_TIMERState *s = opaque;
|
|
|
|
|
2007-10-07 14:00:55 +04:00
|
|
|
if (slavio_timer_is_user(s))
|
|
|
|
s->limit = 0x7ffffffffffffe00ULL;
|
|
|
|
else
|
|
|
|
s->limit = 0x7ffffe00ULL;
|
2004-12-20 02:18:01 +03:00
|
|
|
s->count = 0;
|
|
|
|
s->reached = 0;
|
2007-05-24 23:48:41 +04:00
|
|
|
ptimer_set_limit(s->timer, s->limit >> 9, 1);
|
|
|
|
ptimer_run(s->timer, 0);
|
2007-10-07 14:00:55 +04:00
|
|
|
s->running = 1;
|
2007-05-27 20:37:49 +04:00
|
|
|
qemu_irq_lower(s->irq);
|
2004-12-20 02:18:01 +03:00
|
|
|
}
|
|
|
|
|
2007-10-06 15:25:43 +04:00
|
|
|
static SLAVIO_TIMERState *slavio_timer_init(target_phys_addr_t addr,
|
2007-10-07 14:00:55 +04:00
|
|
|
qemu_irq irq,
|
|
|
|
SLAVIO_TIMERState *master,
|
|
|
|
int slave_index)
|
2004-12-20 02:18:01 +03:00
|
|
|
{
|
|
|
|
int slavio_timer_io_memory;
|
|
|
|
SLAVIO_TIMERState *s;
|
2007-05-24 23:48:41 +04:00
|
|
|
QEMUBH *bh;
|
2004-12-20 02:18:01 +03:00
|
|
|
|
|
|
|
s = qemu_mallocz(sizeof(SLAVIO_TIMERState));
|
|
|
|
if (!s)
|
2007-10-06 15:25:43 +04:00
|
|
|
return s;
|
2004-12-20 02:18:01 +03:00
|
|
|
s->irq = irq;
|
2007-10-07 14:00:55 +04:00
|
|
|
s->master = master;
|
|
|
|
s->slave_index = slave_index;
|
2007-05-24 23:48:41 +04:00
|
|
|
bh = qemu_bh_new(slavio_timer_irq, s);
|
|
|
|
s->timer = ptimer_init(bh);
|
|
|
|
ptimer_set_period(s->timer, 500ULL);
|
2004-12-20 02:18:01 +03:00
|
|
|
|
|
|
|
slavio_timer_io_memory = cpu_register_io_memory(0, slavio_timer_mem_read,
|
2007-10-06 15:28:21 +04:00
|
|
|
slavio_timer_mem_write, s);
|
2007-10-07 14:00:55 +04:00
|
|
|
if (master)
|
2007-10-06 15:25:43 +04:00
|
|
|
cpu_register_physical_memory(addr, CPU_TIMER_SIZE, slavio_timer_io_memory);
|
|
|
|
else
|
2007-10-07 14:00:55 +04:00
|
|
|
cpu_register_physical_memory(addr, SYS_TIMER_SIZE, slavio_timer_io_memory);
|
2007-05-24 23:48:41 +04:00
|
|
|
register_savevm("slavio_timer", addr, 2, slavio_timer_save, slavio_timer_load, s);
|
2004-12-20 02:18:01 +03:00
|
|
|
qemu_register_reset(slavio_timer_reset, s);
|
|
|
|
slavio_timer_reset(s);
|
2007-10-06 15:25:43 +04:00
|
|
|
|
|
|
|
return s;
|
|
|
|
}
|
|
|
|
|
|
|
|
void slavio_timer_init_all(target_phys_addr_t base, qemu_irq master_irq,
|
|
|
|
qemu_irq *cpu_irqs)
|
|
|
|
{
|
|
|
|
SLAVIO_TIMERState *master;
|
|
|
|
unsigned int i;
|
|
|
|
|
2007-10-07 14:00:55 +04:00
|
|
|
master = slavio_timer_init(base + 0x10000ULL, master_irq, NULL, 0);
|
2007-10-06 15:25:43 +04:00
|
|
|
|
|
|
|
for (i = 0; i < MAX_CPUS; i++) {
|
|
|
|
master->slave[i] = slavio_timer_init(base + (target_phys_addr_t)
|
|
|
|
(i * TARGET_PAGE_SIZE),
|
2007-10-07 14:00:55 +04:00
|
|
|
cpu_irqs[i], master, i);
|
2007-10-06 15:25:43 +04:00
|
|
|
}
|
2004-12-20 02:18:01 +03:00
|
|
|
}
|