qemu/include/hw/riscv/sifive_plic.h

80 lines
2.1 KiB
C
Raw Normal View History

/*
* SiFive PLIC (Platform Level Interrupt Controller) interface
*
* Copyright (c) 2017 SiFive, Inc.
*
* This provides a RISC-V PLIC device
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2 or later, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along with
* this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef HW_SIFIVE_PLIC_H
#define HW_SIFIVE_PLIC_H
#include "hw/sysbus.h"
#define TYPE_SIFIVE_PLIC "riscv.sifive.plic"
#define SIFIVE_PLIC(obj) \
OBJECT_CHECK(SiFivePLICState, (obj), TYPE_SIFIVE_PLIC)
typedef enum PLICMode {
PLICMode_U,
PLICMode_S,
PLICMode_H,
PLICMode_M
} PLICMode;
typedef struct PLICAddr {
uint32_t addrid;
uint32_t hartid;
PLICMode mode;
} PLICAddr;
typedef struct SiFivePLICState {
/*< private >*/
SysBusDevice parent_obj;
/*< public >*/
MemoryRegion mmio;
uint32_t num_addrs;
uint32_t bitfield_words;
PLICAddr *addr_config;
uint32_t *source_priority;
uint32_t *target_priority;
uint32_t *pending;
uint32_t *claimed;
uint32_t *enable;
/* config */
char *hart_config;
uint32_t num_sources;
uint32_t num_priorities;
uint32_t priority_base;
uint32_t pending_base;
uint32_t enable_base;
uint32_t enable_stride;
uint32_t context_base;
uint32_t context_stride;
uint32_t aperture_size;
} SiFivePLICState;
DeviceState *sifive_plic_create(hwaddr addr, char *hart_config,
uint32_t num_sources, uint32_t num_priorities,
uint32_t priority_base, uint32_t pending_base,
uint32_t enable_base, uint32_t enable_stride,
uint32_t context_base, uint32_t context_stride,
uint32_t aperture_size);
#endif