2007-11-17 20:14:51 +03:00
|
|
|
#ifndef HW_PC_H
|
|
|
|
#define HW_PC_H
|
2009-03-06 02:01:23 +03:00
|
|
|
|
|
|
|
#include "qemu-common.h"
|
2012-12-17 21:19:49 +04:00
|
|
|
#include "exec/memory.h"
|
2014-06-10 15:15:17 +04:00
|
|
|
#include "hw/boards.h"
|
2013-02-05 20:06:20 +04:00
|
|
|
#include "hw/isa/isa.h"
|
|
|
|
#include "hw/block/fdc.h"
|
2012-10-24 10:43:34 +04:00
|
|
|
#include "net/net.h"
|
2013-02-05 20:06:20 +04:00
|
|
|
#include "hw/i386/ioapic.h"
|
2009-03-06 02:01:23 +03:00
|
|
|
|
2013-05-30 13:57:26 +04:00
|
|
|
#include "qemu/range.h"
|
2013-07-24 19:56:09 +04:00
|
|
|
#include "qemu/bitmap.h"
|
|
|
|
#include "sysemu/sysemu.h"
|
|
|
|
#include "hw/pci/pci.h"
|
2014-10-14 20:40:06 +04:00
|
|
|
#include "hw/compat.h"
|
2015-06-29 11:20:22 +03:00
|
|
|
#include "hw/mem/pc-dimm.h"
|
2016-03-04 19:00:32 +03:00
|
|
|
#include "hw/mem/nvdimm.h"
|
2016-04-20 12:28:57 +03:00
|
|
|
#include "hw/acpi/acpi_dev_interface.h"
|
2013-05-30 13:57:26 +04:00
|
|
|
|
2013-12-08 13:38:17 +04:00
|
|
|
#define HPET_INTCAP "hpet-intcap"
|
|
|
|
|
2014-06-02 17:25:08 +04:00
|
|
|
/**
|
|
|
|
* PCMachineState:
|
2014-06-02 17:25:24 +04:00
|
|
|
* @acpi_dev: link to ACPI PM device that performs ACPI hotplug handling
|
2016-11-16 16:04:41 +03:00
|
|
|
* @boot_cpus: number of present VCPUs
|
2014-06-02 17:25:08 +04:00
|
|
|
*/
|
2014-06-02 17:24:57 +04:00
|
|
|
struct PCMachineState {
|
|
|
|
/*< private >*/
|
|
|
|
MachineState parent_obj;
|
2014-06-02 17:25:08 +04:00
|
|
|
|
|
|
|
/* <public> */
|
2015-12-11 21:42:21 +03:00
|
|
|
|
|
|
|
/* State for other subsystems/APIs: */
|
2015-12-11 21:42:23 +03:00
|
|
|
Notifier machine_done;
|
2014-06-02 17:25:24 +04:00
|
|
|
|
2015-12-11 21:42:21 +03:00
|
|
|
/* Pointers to devices and objects: */
|
2014-06-02 17:25:24 +04:00
|
|
|
HotplugHandler *acpi_dev;
|
2014-10-22 07:24:29 +04:00
|
|
|
ISADevice *rtc;
|
2015-12-11 21:42:21 +03:00
|
|
|
PCIBus *bus;
|
2015-12-11 21:42:31 +03:00
|
|
|
FWCfgState *fw_cfg;
|
2016-07-14 19:03:29 +03:00
|
|
|
qemu_irq *gsi;
|
2014-06-20 05:40:25 +04:00
|
|
|
|
2015-12-11 21:42:21 +03:00
|
|
|
/* Configuration options: */
|
2014-06-20 05:40:25 +04:00
|
|
|
uint64_t max_ram_below_4g;
|
2014-11-21 19:18:52 +03:00
|
|
|
OnOffAuto vmport;
|
2015-06-18 19:30:52 +03:00
|
|
|
OnOffAuto smm;
|
2016-03-04 19:00:32 +03:00
|
|
|
|
|
|
|
AcpiNVDIMMState acpi_nvdimm_state;
|
2015-12-11 21:42:21 +03:00
|
|
|
|
2016-11-01 20:44:16 +03:00
|
|
|
bool acpi_build_enabled;
|
2016-11-05 10:19:48 +03:00
|
|
|
bool smbus;
|
2016-11-05 10:19:49 +03:00
|
|
|
bool sata;
|
2016-11-05 10:19:50 +03:00
|
|
|
bool pit;
|
2016-11-01 20:44:16 +03:00
|
|
|
|
2015-12-11 21:42:21 +03:00
|
|
|
/* RAM information (sizes, addresses, configuration): */
|
2015-08-07 22:55:51 +03:00
|
|
|
ram_addr_t below_4g_mem_size, above_4g_mem_size;
|
2015-12-11 21:42:32 +03:00
|
|
|
|
|
|
|
/* CPU and apic information: */
|
|
|
|
bool apic_xrupt_override;
|
|
|
|
unsigned apic_id_limit;
|
2016-11-16 16:04:41 +03:00
|
|
|
uint16_t boot_cpus;
|
2015-12-11 21:42:32 +03:00
|
|
|
|
|
|
|
/* NUMA information: */
|
|
|
|
uint64_t numa_nodes;
|
|
|
|
uint64_t *node_mem;
|
2016-07-14 08:56:23 +03:00
|
|
|
|
|
|
|
/* Address space used by IOAPIC device. All IOAPIC interrupts
|
|
|
|
* will be translated to MSI messages in the address space. */
|
|
|
|
AddressSpace *ioapic_as;
|
2014-06-02 17:24:57 +04:00
|
|
|
};
|
|
|
|
|
2014-06-02 17:25:24 +04:00
|
|
|
#define PC_MACHINE_ACPI_DEVICE_PROP "acpi-device"
|
2018-04-23 19:51:24 +03:00
|
|
|
#define PC_MACHINE_DEVMEM_REGION_SIZE "device-memory-region-size"
|
2014-06-20 05:40:25 +04:00
|
|
|
#define PC_MACHINE_MAX_RAM_BELOW_4G "max-ram-below-4g"
|
2014-10-04 01:33:37 +04:00
|
|
|
#define PC_MACHINE_VMPORT "vmport"
|
2015-06-18 19:30:52 +03:00
|
|
|
#define PC_MACHINE_SMM "smm"
|
nvdimm acpi: build ACPI NFIT table
NFIT is defined in ACPI 6.0: 5.2.25 NVDIMM Firmware Interface Table (NFIT)
Currently, we only support PMEM mode. Each device has 3 structures:
- SPA structure, defines the PMEM region info
- MEM DEV structure, it has the @handle which is used to associate specified
ACPI NVDIMM device we will introduce in later patch.
Also we can happily ignored the memory device's interleave, the real
nvdimm hardware access is hidden behind host
- DCR structure, it defines vendor ID used to associate specified vendor
nvdimm driver. Since we only implement PMEM mode this time, Command
window and Data window are not needed
The NVDIMM functionality is controlled by the parameter, 'nvdimm', which
is introduced for the machine, there is a example to enable it:
-machine pc,nvdimm -m 8G,maxmem=100G,slots=100 -object \
memory-backend-file,id=mem1,share,mem-path=/tmp/nvdimm1,size=10G -device \
nvdimm,memdev=mem1,id=nv1
It is disabled on default
Reviewed-by: Stefan Hajnoczi <stefanha@redhat.com>
Signed-off-by: Xiao Guangrong <guangrong.xiao@linux.intel.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
2015-12-02 10:20:58 +03:00
|
|
|
#define PC_MACHINE_NVDIMM "nvdimm"
|
2018-06-08 01:31:11 +03:00
|
|
|
#define PC_MACHINE_NVDIMM_PERSIST "nvdimm-persistence"
|
2016-11-05 10:19:48 +03:00
|
|
|
#define PC_MACHINE_SMBUS "smbus"
|
2016-11-05 10:19:49 +03:00
|
|
|
#define PC_MACHINE_SATA "sata"
|
2016-11-05 10:19:50 +03:00
|
|
|
#define PC_MACHINE_PIT "pit"
|
2014-06-02 17:25:24 +04:00
|
|
|
|
2014-06-02 17:25:12 +04:00
|
|
|
/**
|
|
|
|
* PCMachineClass:
|
2015-12-11 21:42:21 +03:00
|
|
|
*
|
|
|
|
* Compat fields:
|
|
|
|
*
|
2015-12-02 01:58:06 +03:00
|
|
|
* @enforce_aligned_dimm: check that DIMM's address/size is aligned by
|
|
|
|
* backend's alignment value if provided
|
2015-12-11 21:42:21 +03:00
|
|
|
* @acpi_data_size: Size of the chunk of memory at the top of RAM
|
|
|
|
* for the BIOS ACPI tables and other BIOS
|
|
|
|
* datastructures.
|
|
|
|
* @gigabyte_align: Make sure that guest addresses aligned at
|
|
|
|
* 1Gbyte boundaries get mapped to host
|
|
|
|
* addresses aligned at 1Gbyte boundaries. This
|
|
|
|
* way we can use 1GByte pages in the host.
|
|
|
|
*
|
2014-06-02 17:25:12 +04:00
|
|
|
*/
|
2014-06-02 17:24:57 +04:00
|
|
|
struct PCMachineClass {
|
|
|
|
/*< private >*/
|
|
|
|
MachineClass parent_class;
|
2014-06-02 17:25:12 +04:00
|
|
|
|
|
|
|
/*< public >*/
|
2015-12-11 21:42:21 +03:00
|
|
|
|
|
|
|
/* Device configuration: */
|
2015-12-02 01:58:03 +03:00
|
|
|
bool pci_enabled;
|
2015-12-11 21:42:21 +03:00
|
|
|
bool kvmclock_enabled;
|
2018-03-02 12:29:06 +03:00
|
|
|
const char *default_nic_model;
|
2015-12-11 21:42:21 +03:00
|
|
|
|
|
|
|
/* Compat options: */
|
|
|
|
|
|
|
|
/* ACPI compat: */
|
2015-12-02 01:58:03 +03:00
|
|
|
bool has_acpi_build;
|
|
|
|
bool rsdp_in_ram;
|
2015-12-11 21:42:21 +03:00
|
|
|
int legacy_acpi_table_size;
|
|
|
|
unsigned acpi_data_size;
|
|
|
|
|
|
|
|
/* SMBIOS compat: */
|
2015-12-02 01:58:03 +03:00
|
|
|
bool smbios_defaults;
|
|
|
|
bool smbios_legacy_mode;
|
|
|
|
bool smbios_uuid_encoded;
|
2015-12-11 21:42:21 +03:00
|
|
|
|
|
|
|
/* RAM / address space compat: */
|
2015-12-02 01:58:03 +03:00
|
|
|
bool gigabyte_align;
|
|
|
|
bool has_reserved_memory;
|
2015-12-02 01:58:06 +03:00
|
|
|
bool enforce_aligned_dimm;
|
2015-12-11 21:42:21 +03:00
|
|
|
bool broken_reserved_end;
|
2015-11-24 06:33:57 +03:00
|
|
|
|
|
|
|
/* TSC rate migration: */
|
|
|
|
bool save_tsc_khz;
|
2016-06-15 12:25:23 +03:00
|
|
|
/* generate legacy CPU hotplug AML */
|
|
|
|
bool legacy_cpu_hotplug;
|
2017-04-25 18:37:50 +03:00
|
|
|
|
|
|
|
/* use DMA capable linuxboot option rom */
|
|
|
|
bool linuxboot_dma_enabled;
|
2014-06-02 17:24:57 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
#define TYPE_PC_MACHINE "generic-pc-machine"
|
|
|
|
#define PC_MACHINE(obj) \
|
|
|
|
OBJECT_CHECK(PCMachineState, (obj), TYPE_PC_MACHINE)
|
|
|
|
#define PC_MACHINE_GET_CLASS(obj) \
|
|
|
|
OBJECT_GET_CLASS(PCMachineClass, (obj), TYPE_PC_MACHINE)
|
|
|
|
#define PC_MACHINE_CLASS(klass) \
|
|
|
|
OBJECT_CLASS_CHECK(PCMachineClass, (klass), TYPE_PC_MACHINE)
|
|
|
|
|
2007-11-17 20:14:51 +03:00
|
|
|
/* i8259.c */
|
|
|
|
|
2012-01-10 19:31:16 +04:00
|
|
|
extern DeviceState *isa_pic;
|
2011-12-16 01:09:51 +04:00
|
|
|
qemu_irq *i8259_init(ISABus *bus, qemu_irq parent_irq);
|
2011-10-16 17:30:27 +04:00
|
|
|
qemu_irq *kvm_i8259_init(ISABus *bus);
|
2012-01-10 19:31:16 +04:00
|
|
|
int pic_read_irq(DeviceState *d);
|
|
|
|
int pic_get_output(DeviceState *d);
|
2007-11-17 20:14:51 +03:00
|
|
|
|
2015-09-22 16:18:20 +03:00
|
|
|
/* ioapic.c */
|
|
|
|
|
2011-10-07 11:19:35 +04:00
|
|
|
/* Global System Interrupts */
|
2010-06-19 11:41:43 +04:00
|
|
|
|
2011-10-07 11:19:35 +04:00
|
|
|
#define GSI_NUM_PINS IOAPIC_NUM_PINS
|
2010-05-14 11:29:15 +04:00
|
|
|
|
2011-10-07 11:19:35 +04:00
|
|
|
typedef struct GSIState {
|
2011-10-07 11:19:36 +04:00
|
|
|
qemu_irq i8259_irq[ISA_NUM_IRQS];
|
2011-10-07 11:19:35 +04:00
|
|
|
qemu_irq ioapic_irq[IOAPIC_NUM_PINS];
|
|
|
|
} GSIState;
|
|
|
|
|
|
|
|
void gsi_handler(void *opaque, int n, int level);
|
2010-05-14 11:29:15 +04:00
|
|
|
|
2007-11-17 20:14:51 +03:00
|
|
|
/* vmport.c */
|
2016-06-22 15:24:47 +03:00
|
|
|
#define TYPE_VMPORT "vmport"
|
2013-06-22 10:07:06 +04:00
|
|
|
typedef uint32_t (VMPortReadFunc)(void *opaque, uint32_t address);
|
|
|
|
|
2011-12-16 01:09:51 +04:00
|
|
|
static inline void vmport_init(ISABus *bus)
|
2011-02-05 17:34:41 +03:00
|
|
|
{
|
2016-06-22 15:24:47 +03:00
|
|
|
isa_create_simple(bus, TYPE_VMPORT);
|
2011-02-05 17:34:41 +03:00
|
|
|
}
|
2013-06-22 10:07:06 +04:00
|
|
|
|
|
|
|
void vmport_register(unsigned char command, VMPortReadFunc *func, void *opaque);
|
2011-02-05 17:34:52 +03:00
|
|
|
void vmmouse_get_data(uint32_t *data);
|
|
|
|
void vmmouse_set_data(const uint32_t *data);
|
2007-11-17 20:14:51 +03:00
|
|
|
|
|
|
|
/* pc.c */
|
|
|
|
extern int fd_bootchk;
|
|
|
|
|
2015-06-18 19:30:52 +03:00
|
|
|
bool pc_machine_is_smm_enabled(PCMachineState *pcms);
|
2010-05-14 11:29:09 +04:00
|
|
|
void pc_register_ferr_irq(qemu_irq irq);
|
2010-05-14 11:29:15 +04:00
|
|
|
void pc_acpi_smi_interrupt(void *opaque, int irq, int level);
|
|
|
|
|
2015-10-15 06:12:12 +03:00
|
|
|
void pc_cpus_init(PCMachineState *pcms);
|
2013-04-30 20:00:53 +04:00
|
|
|
void pc_hot_add_cpu(const int64_t id, Error **errp);
|
2012-12-03 13:47:27 +04:00
|
|
|
void pc_acpi_init(const char *default_dsdt);
|
2013-05-30 13:57:26 +04:00
|
|
|
|
2015-12-11 21:42:33 +03:00
|
|
|
void pc_guest_info_init(PCMachineState *pcms);
|
2013-05-30 13:57:26 +04:00
|
|
|
|
2013-07-29 18:47:57 +04:00
|
|
|
#define PCI_HOST_PROP_PCI_HOLE_START "pci-hole-start"
|
|
|
|
#define PCI_HOST_PROP_PCI_HOLE_END "pci-hole-end"
|
|
|
|
#define PCI_HOST_PROP_PCI_HOLE64_START "pci-hole64-start"
|
|
|
|
#define PCI_HOST_PROP_PCI_HOLE64_END "pci-hole64-end"
|
|
|
|
#define PCI_HOST_PROP_PCI_HOLE64_SIZE "pci-hole64-size"
|
2016-06-22 15:24:49 +03:00
|
|
|
#define PCI_HOST_BELOW_4G_MEM_SIZE "below-4g-mem-size"
|
|
|
|
#define PCI_HOST_ABOVE_4G_MEM_SIZE "above-4g-mem-size"
|
2013-08-27 09:37:26 +04:00
|
|
|
|
2013-07-29 18:47:57 +04:00
|
|
|
|
2013-10-29 16:57:34 +04:00
|
|
|
void pc_pci_as_mapping_init(Object *owner, MemoryRegion *system_memory,
|
|
|
|
MemoryRegion *pci_address_space);
|
2013-07-29 18:47:57 +04:00
|
|
|
|
2015-12-11 21:42:25 +03:00
|
|
|
void xen_load_linux(PCMachineState *pcms);
|
2015-12-11 21:42:24 +03:00
|
|
|
void pc_memory_init(PCMachineState *pcms,
|
|
|
|
MemoryRegion *system_memory,
|
|
|
|
MemoryRegion *rom_memory,
|
|
|
|
MemoryRegion **ram_memory);
|
2017-11-11 18:25:00 +03:00
|
|
|
uint64_t pc_pci_hole64_start(void);
|
2015-05-29 08:26:59 +03:00
|
|
|
qemu_irq pc_allocate_cpu_irq(void);
|
2011-12-16 01:09:51 +04:00
|
|
|
DeviceState *pc_vga_init(ISABus *isa_bus, PCIBus *pci_bus);
|
|
|
|
void pc_basic_device_init(ISABus *isa_bus, qemu_irq *gsi,
|
2011-05-03 20:06:54 +04:00
|
|
|
ISADevice **rtc_state,
|
2015-05-28 23:04:08 +03:00
|
|
|
bool create_fdctrl,
|
2013-12-08 13:38:17 +04:00
|
|
|
bool no_vmport,
|
2016-11-05 10:19:50 +03:00
|
|
|
bool has_pit,
|
2016-01-22 18:09:21 +03:00
|
|
|
uint32_t hpet_irqs);
|
2011-12-16 01:09:51 +04:00
|
|
|
void pc_init_ne2k_isa(ISABus *bus, NICInfo *nd);
|
2015-08-07 22:55:49 +03:00
|
|
|
void pc_cmos_init(PCMachineState *pcms,
|
2015-06-25 16:35:07 +03:00
|
|
|
BusState *ide0, BusState *ide1,
|
2011-02-05 19:32:23 +03:00
|
|
|
ISADevice *s);
|
2018-03-02 12:29:06 +03:00
|
|
|
void pc_nic_init(PCMachineClass *pcmc, ISABus *isa_bus, PCIBus *pci_bus);
|
2010-05-14 11:29:15 +04:00
|
|
|
void pc_pci_device_init(PCIBus *pci_bus);
|
2010-05-14 11:29:09 +04:00
|
|
|
|
2010-05-14 11:29:04 +04:00
|
|
|
typedef void (*cpu_set_smm_t)(int smm, void *arg);
|
|
|
|
|
2012-11-15 00:54:01 +04:00
|
|
|
void ioapic_init_gsi(GSIState *gsi_state, const char *parent_name);
|
|
|
|
|
2015-12-30 23:11:51 +03:00
|
|
|
ISADevice *pc_find_fdc0(void);
|
2016-02-17 21:25:31 +03:00
|
|
|
int cmos_get_fd_drive_type(FloppyDriveType fd0);
|
2015-12-30 23:11:51 +03:00
|
|
|
|
2016-02-19 21:20:26 +03:00
|
|
|
#define FW_CFG_IO_BASE 0x510
|
|
|
|
|
2016-06-22 15:24:52 +03:00
|
|
|
#define PORT92_A20_LINE "a20"
|
|
|
|
|
2009-06-18 14:57:00 +04:00
|
|
|
/* acpi_piix.c */
|
2010-03-29 23:23:52 +04:00
|
|
|
|
2013-08-03 02:18:51 +04:00
|
|
|
I2CBus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base,
|
|
|
|
qemu_irq sci_irq, qemu_irq smi_irq,
|
2015-06-18 19:30:17 +03:00
|
|
|
int smm_enabled, DeviceState **piix4_pm);
|
2007-11-17 20:14:51 +03:00
|
|
|
|
2008-12-18 02:28:44 +03:00
|
|
|
/* hpet.c */
|
|
|
|
extern int no_hpet;
|
|
|
|
|
2007-11-17 20:14:51 +03:00
|
|
|
/* piix_pci.c */
|
2009-08-28 17:28:15 +04:00
|
|
|
struct PCII440FXState;
|
|
|
|
typedef struct PCII440FXState PCII440FXState;
|
|
|
|
|
2015-07-15 08:37:41 +03:00
|
|
|
#define TYPE_I440FX_PCI_HOST_BRIDGE "i440FX-pcihost"
|
|
|
|
#define TYPE_I440FX_PCI_DEVICE "i440FX"
|
|
|
|
|
2015-07-15 08:37:43 +03:00
|
|
|
#define TYPE_IGD_PASSTHROUGH_I440FX_PCI_DEVICE "igd-passthrough-i440FX"
|
|
|
|
|
2017-03-15 09:20:27 +03:00
|
|
|
/*
|
|
|
|
* Reset Control Register: PCI-accessible ISA-Compatible Register at address
|
|
|
|
* 0xcf9, provided by the PCI/ISA bridge (PIIX3 PCI function 0, 8086:7000).
|
|
|
|
*/
|
|
|
|
#define RCR_IOPORT 0xcf9
|
|
|
|
|
2015-07-15 08:37:41 +03:00
|
|
|
PCIBus *i440fx_init(const char *host_type, const char *pci_type,
|
|
|
|
PCII440FXState **pi440fx_state, int *piix_devfn,
|
2011-12-16 01:09:54 +04:00
|
|
|
ISABus **isa_bus, qemu_irq *pic,
|
2011-08-08 17:09:04 +04:00
|
|
|
MemoryRegion *address_space_mem,
|
|
|
|
MemoryRegion *address_space_io,
|
2011-08-15 18:17:38 +04:00
|
|
|
ram_addr_t ram_size,
|
2013-12-21 06:02:50 +04:00
|
|
|
ram_addr_t below_4g_mem_size,
|
2013-07-29 18:47:57 +04:00
|
|
|
ram_addr_t above_4g_mem_size,
|
2011-08-15 18:17:38 +04:00
|
|
|
MemoryRegion *pci_memory,
|
|
|
|
MemoryRegion *ram_memory);
|
2007-11-17 20:14:51 +03:00
|
|
|
|
2013-07-24 19:56:11 +04:00
|
|
|
PCIBus *find_i440fx(void);
|
2009-08-28 17:28:13 +04:00
|
|
|
/* piix4.c */
|
2008-10-26 16:43:07 +03:00
|
|
|
extern PCIDevice *piix4_dev;
|
2011-12-16 01:09:58 +04:00
|
|
|
int piix4_init(PCIBus *bus, ISABus **isa_bus, int devfn);
|
2007-11-17 20:14:51 +03:00
|
|
|
|
2012-02-22 11:18:51 +04:00
|
|
|
/* pc_sysfw.c */
|
2013-08-09 21:35:02 +04:00
|
|
|
void pc_system_firmware_init(MemoryRegion *rom_memory,
|
|
|
|
bool isapc_ram_fw);
|
2012-02-22 11:18:51 +04:00
|
|
|
|
2016-04-20 12:28:57 +03:00
|
|
|
/* acpi-build.c */
|
|
|
|
void pc_madt_cpu_entry(AcpiDeviceIf *adev, int uid,
|
2017-01-18 20:13:20 +03:00
|
|
|
const CPUArchIdList *apic_ids, GArray *entry);
|
2016-04-20 12:28:57 +03:00
|
|
|
|
2010-02-15 20:33:46 +03:00
|
|
|
/* e820 types */
|
|
|
|
#define E820_RAM 1
|
|
|
|
#define E820_RESERVED 2
|
|
|
|
#define E820_ACPI 3
|
|
|
|
#define E820_NVS 4
|
|
|
|
#define E820_UNUSABLE 5
|
|
|
|
|
|
|
|
int e820_add_entry(uint64_t, uint64_t, uint32_t);
|
2014-04-23 17:42:36 +04:00
|
|
|
int e820_get_num_entries(void);
|
|
|
|
bool e820_get_entry(int, uint32_t, uint64_t *, uint64_t *);
|
2010-02-15 20:33:46 +03:00
|
|
|
|
2018-05-14 19:41:50 +03:00
|
|
|
#define PC_COMPAT_2_12 \
|
|
|
|
HW_COMPAT_2_12 \
|
2018-05-14 19:41:51 +03:00
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "legacy-cache",\
|
|
|
|
.value = "on",\
|
2018-06-20 00:31:58 +03:00
|
|
|
},{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "topoext",\
|
|
|
|
.value = "off",\
|
|
|
|
},{\
|
|
|
|
.driver = "EPYC-" TYPE_X86_CPU,\
|
|
|
|
.property = "xlevel",\
|
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "EPYC-IBPB" TYPE_X86_CPU,\
|
|
|
|
.property = "xlevel",\
|
|
|
|
.value = stringify(0x8000000a),\
|
2018-05-14 19:41:51 +03:00
|
|
|
},
|
2018-05-14 19:41:50 +03:00
|
|
|
|
2017-12-19 06:37:29 +03:00
|
|
|
#define PC_COMPAT_2_11 \
|
|
|
|
HW_COMPAT_2_11 \
|
2017-12-19 06:37:30 +03:00
|
|
|
{\
|
|
|
|
.driver = "Skylake-Server" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "clflushopt",\
|
|
|
|
.value = "off",\
|
|
|
|
},
|
2017-12-19 06:37:29 +03:00
|
|
|
|
2017-09-06 17:26:57 +03:00
|
|
|
#define PC_COMPAT_2_10 \
|
|
|
|
HW_COMPAT_2_10 \
|
2017-09-11 18:20:27 +03:00
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "x-hv-max-vps",\
|
|
|
|
.value = "0x40",\
|
2017-11-11 18:25:00 +03:00
|
|
|
},{\
|
|
|
|
.driver = "i440FX-pcihost",\
|
|
|
|
.property = "x-pci-hole64-fix",\
|
|
|
|
.value = "off",\
|
|
|
|
},{\
|
|
|
|
.driver = "q35-pcihost",\
|
|
|
|
.property = "x-pci-hole64-fix",\
|
|
|
|
.value = "off",\
|
2017-09-11 18:20:27 +03:00
|
|
|
},
|
2017-09-06 17:26:57 +03:00
|
|
|
|
2017-04-25 12:49:13 +03:00
|
|
|
#define PC_COMPAT_2_9 \
|
|
|
|
HW_COMPAT_2_9 \
|
q35/mch: implement extended TSEG sizes
The q35 machine type currently lets the guest firmware select a 1MB, 2MB
or 8MB TSEG (basically, SMRAM) size. In edk2/OVMF, we use 8MB, but even
that is not enough when a lot of VCPUs (more than approx. 224) are
configured -- SMRAM footprint scales largely proportionally with VCPU
count.
Introduce a new property for "mch" called "extended-tseg-mbytes", which
expresses (in megabytes) the user's choice of TSEG (SMRAM) size.
Invent a new, QEMU-specific register in the config space of the DRAM
Controller, at offset 0x50, in order to allow guest firmware to query the
TSEG (SMRAM) size.
According to Intel Document Number 316966-002, Table 5-1 "DRAM Controller
Register Address Map (D0:F0)":
Warning: Address locations that are not listed are considered Intel
Reserved registers locations. Reads to Reserved registers may
return non-zero values. Writes to reserved locations may
cause system failures.
All registers that are defined in the PCI 2.3 specification,
but are not necessary or implemented in this component are
simply not included in this document. The
reserved/unimplemented space in the PCI configuration header
space is not documented as such in this summary.
Offsets 0x50 and 0x51 are not listed in Table 5-1. They are also not part
of the standard PCI config space header. And they precede the capability
list as well, which starts at 0xe0 for this device.
When the guest writes value 0xffff to this register, the value that can be
read back is that of "mch.extended-tseg-mbytes" -- unless it remains
0xffff. The guest is required to write 0xffff first (as opposed to a
read-only register) because PCI config space is generally not cleared on
QEMU reset, and after S3 resume or reboot, new guest firmware running on
old QEMU could read a guest OS-injected value from this register.
After reading the available "extended" TSEG size, the guest firmware may
actually request that TSEG size by writing pattern 11b to the ESMRAMC
register's TSEG_SZ bit-field. (The Intel spec referenced above defines
only patterns 00b (1MB), 01b (2MB) and 10b (8MB); 11b is reserved.)
On the QEMU command line, the value can be set with
-global mch.extended-tseg-mbytes=N
The default value for 2.10+ q35 machine types is 16. The value is limited
to 0xfff (4095) at the moment, purely so that the product (4095 MB) can be
stored to the uint32_t variable "tseg_size" in mch_update_smram(). Users
are responsible for choosing sensible TSEG sizes.
On 2.9 and earlier q35 machine types, the default value is 0. This lets
the 11b bit pattern in ESMRAMC.TSEG_SZ, and the register at offset 0x50,
keep their original behavior.
When "extended-tseg-mbytes" is nonzero, the new register at offset 0x50 is
set to that value on reset, for completeness.
PCI config space is migrated automatically, so no VMSD changes are
necessary.
Cc: "Michael S. Tsirkin" <mst@redhat.com>
Cc: Gerd Hoffmann <kraxel@redhat.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>
Ref: https://bugzilla.redhat.com/show_bug.cgi?id=1447027
Ref: https://lists.01.org/pipermail/edk2-devel/2017-May/010456.html
Signed-off-by: Laszlo Ersek <lersek@redhat.com>
Reviewed-by: Gerd Hoffmann <kraxel@redhat.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
2017-06-08 19:10:13 +03:00
|
|
|
{\
|
|
|
|
.driver = "mch",\
|
|
|
|
.property = "extended-tseg-mbytes",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},\
|
2017-04-25 12:49:13 +03:00
|
|
|
|
target-i386: present virtual L3 cache info for vcpus
Some software algorithms are based on the hardware's cache info, for example,
for x86 linux kernel, when cpu1 want to wakeup a task on cpu2, cpu1 will trigger
a resched IPI and told cpu2 to do the wakeup if they don't share low level
cache. Oppositely, cpu1 will access cpu2's runqueue directly if they share llc.
The relevant linux-kernel code as bellow:
static void ttwu_queue(struct task_struct *p, int cpu)
{
struct rq *rq = cpu_rq(cpu);
......
if (... && !cpus_share_cache(smp_processor_id(), cpu)) {
......
ttwu_queue_remote(p, cpu); /* will trigger RES IPI */
return;
}
......
ttwu_do_activate(rq, p, 0); /* access target's rq directly */
......
}
In real hardware, the cpus on the same socket share L3 cache, so one won't
trigger a resched IPIs when wakeup a task on others. But QEMU doesn't present a
virtual L3 cache info for VM, then the linux guest will trigger lots of RES IPIs
under some workloads even if the virtual cpus belongs to the same virtual socket.
For KVM, there will be lots of vmexit due to guest send IPIs.
The workload is a SAP HANA's testsuite, we run it one round(about 40 minuates)
and observe the (Suse11sp3)Guest's amounts of RES IPIs which triggering during
the period:
No-L3 With-L3(applied this patch)
cpu0: 363890 44582
cpu1: 373405 43109
cpu2: 340783 43797
cpu3: 333854 43409
cpu4: 327170 40038
cpu5: 325491 39922
cpu6: 319129 42391
cpu7: 306480 41035
cpu8: 161139 32188
cpu9: 164649 31024
cpu10: 149823 30398
cpu11: 149823 32455
cpu12: 164830 35143
cpu13: 172269 35805
cpu14: 179979 33898
cpu15: 194505 32754
avg: 268963.6 40129.8
The VM's topology is "1*socket 8*cores 2*threads".
After present virtual L3 cache info for VM, the amounts of RES IPIs in guest
reduce 85%.
For KVM, vcpus send IPIs will cause vmexit which is expensive, so it can cause
severe performance degradation. We had tested the overall system performance if
vcpus actually run on sparate physical socket. With L3 cache, the performance
improves 7.2%~33.1%(avg:15.7%).
Signed-off-by: Longpeng(Mike) <longpeng2@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
2016-09-07 08:21:13 +03:00
|
|
|
#define PC_COMPAT_2_8 \
|
2017-01-18 20:53:45 +03:00
|
|
|
HW_COMPAT_2_8 \
|
2017-05-09 16:27:36 +03:00
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "tcg-cpuid",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
2016-11-21 13:50:04 +03:00
|
|
|
{\
|
|
|
|
.driver = "kvmclock",\
|
|
|
|
.property = "x-mach-use-reliable-get-clock",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
2017-01-26 04:44:16 +03:00
|
|
|
{\
|
|
|
|
.driver = "ICH9-LPC",\
|
|
|
|
.property = "x-smi-broadcast",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
2017-01-20 17:11:36 +03:00
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "vmware-cpuid-freq",\
|
|
|
|
.value = "off",\
|
2017-03-09 21:12:12 +03:00
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Haswell-" TYPE_X86_CPU,\
|
|
|
|
.property = "stepping",\
|
|
|
|
.value = "1",\
|
2017-01-20 17:11:36 +03:00
|
|
|
},
|
2017-01-18 20:53:45 +03:00
|
|
|
|
|
|
|
#define PC_COMPAT_2_7 \
|
|
|
|
HW_COMPAT_2_7 \
|
target-i386: present virtual L3 cache info for vcpus
Some software algorithms are based on the hardware's cache info, for example,
for x86 linux kernel, when cpu1 want to wakeup a task on cpu2, cpu1 will trigger
a resched IPI and told cpu2 to do the wakeup if they don't share low level
cache. Oppositely, cpu1 will access cpu2's runqueue directly if they share llc.
The relevant linux-kernel code as bellow:
static void ttwu_queue(struct task_struct *p, int cpu)
{
struct rq *rq = cpu_rq(cpu);
......
if (... && !cpus_share_cache(smp_processor_id(), cpu)) {
......
ttwu_queue_remote(p, cpu); /* will trigger RES IPI */
return;
}
......
ttwu_do_activate(rq, p, 0); /* access target's rq directly */
......
}
In real hardware, the cpus on the same socket share L3 cache, so one won't
trigger a resched IPIs when wakeup a task on others. But QEMU doesn't present a
virtual L3 cache info for VM, then the linux guest will trigger lots of RES IPIs
under some workloads even if the virtual cpus belongs to the same virtual socket.
For KVM, there will be lots of vmexit due to guest send IPIs.
The workload is a SAP HANA's testsuite, we run it one round(about 40 minuates)
and observe the (Suse11sp3)Guest's amounts of RES IPIs which triggering during
the period:
No-L3 With-L3(applied this patch)
cpu0: 363890 44582
cpu1: 373405 43109
cpu2: 340783 43797
cpu3: 333854 43409
cpu4: 327170 40038
cpu5: 325491 39922
cpu6: 319129 42391
cpu7: 306480 41035
cpu8: 161139 32188
cpu9: 164649 31024
cpu10: 149823 30398
cpu11: 149823 32455
cpu12: 164830 35143
cpu13: 172269 35805
cpu14: 179979 33898
cpu15: 194505 32754
avg: 268963.6 40129.8
The VM's topology is "1*socket 8*cores 2*threads".
After present virtual L3 cache info for VM, the amounts of RES IPIs in guest
reduce 85%.
For KVM, vcpus send IPIs will cause vmexit which is expensive, so it can cause
severe performance degradation. We had tested the overall system performance if
vcpus actually run on sparate physical socket. With L3 cache, the performance
improves 7.2%~33.1%(avg:15.7%).
Signed-off-by: Longpeng(Mike) <longpeng2@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
2016-09-07 08:21:13 +03:00
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "l3-cache",\
|
|
|
|
.value = "off",\
|
2016-09-21 19:30:12 +03:00
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "full-cpuid-auto-level",\
|
|
|
|
.value = "off",\
|
2016-10-03 14:50:02 +03:00
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Opteron_G3" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "family",\
|
|
|
|
.value = "15",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Opteron_G3" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "model",\
|
|
|
|
.value = "6",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Opteron_G3" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "stepping",\
|
|
|
|
.value = "1",\
|
2016-11-28 16:32:01 +03:00
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "isa-pcspk",\
|
|
|
|
.property = "migrate",\
|
|
|
|
.value = "off",\
|
target-i386: present virtual L3 cache info for vcpus
Some software algorithms are based on the hardware's cache info, for example,
for x86 linux kernel, when cpu1 want to wakeup a task on cpu2, cpu1 will trigger
a resched IPI and told cpu2 to do the wakeup if they don't share low level
cache. Oppositely, cpu1 will access cpu2's runqueue directly if they share llc.
The relevant linux-kernel code as bellow:
static void ttwu_queue(struct task_struct *p, int cpu)
{
struct rq *rq = cpu_rq(cpu);
......
if (... && !cpus_share_cache(smp_processor_id(), cpu)) {
......
ttwu_queue_remote(p, cpu); /* will trigger RES IPI */
return;
}
......
ttwu_do_activate(rq, p, 0); /* access target's rq directly */
......
}
In real hardware, the cpus on the same socket share L3 cache, so one won't
trigger a resched IPIs when wakeup a task on others. But QEMU doesn't present a
virtual L3 cache info for VM, then the linux guest will trigger lots of RES IPIs
under some workloads even if the virtual cpus belongs to the same virtual socket.
For KVM, there will be lots of vmexit due to guest send IPIs.
The workload is a SAP HANA's testsuite, we run it one round(about 40 minuates)
and observe the (Suse11sp3)Guest's amounts of RES IPIs which triggering during
the period:
No-L3 With-L3(applied this patch)
cpu0: 363890 44582
cpu1: 373405 43109
cpu2: 340783 43797
cpu3: 333854 43409
cpu4: 327170 40038
cpu5: 325491 39922
cpu6: 319129 42391
cpu7: 306480 41035
cpu8: 161139 32188
cpu9: 164649 31024
cpu10: 149823 30398
cpu11: 149823 32455
cpu12: 164830 35143
cpu13: 172269 35805
cpu14: 179979 33898
cpu15: 194505 32754
avg: 268963.6 40129.8
The VM's topology is "1*socket 8*cores 2*threads".
After present virtual L3 cache info for VM, the amounts of RES IPIs in guest
reduce 85%.
For KVM, vcpus send IPIs will cause vmexit which is expensive, so it can cause
severe performance degradation. We had tested the overall system performance if
vcpus actually run on sparate physical socket. With L3 cache, the performance
improves 7.2%~33.1%(avg:15.7%).
Signed-off-by: Longpeng(Mike) <longpeng2@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
2016-09-07 08:21:13 +03:00
|
|
|
},
|
|
|
|
|
2016-05-17 17:43:10 +03:00
|
|
|
#define PC_COMPAT_2_6 \
|
2016-05-12 20:24:26 +03:00
|
|
|
HW_COMPAT_2_6 \
|
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "cpuid-0xb",\
|
|
|
|
.value = "off",\
|
2016-06-24 15:11:31 +03:00
|
|
|
},{\
|
|
|
|
.driver = "vmxnet3",\
|
|
|
|
.property = "romfile",\
|
|
|
|
.value = "",\
|
2016-07-08 18:01:38 +03:00
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "fill-mtrr-mask",\
|
|
|
|
.value = "off",\
|
2016-07-01 18:53:56 +03:00
|
|
|
},\
|
|
|
|
{\
|
2016-07-29 16:55:42 +03:00
|
|
|
.driver = "apic-common",\
|
2016-07-01 18:53:56 +03:00
|
|
|
.property = "legacy-instance-id",\
|
|
|
|
.value = "on",\
|
2016-05-12 20:24:26 +03:00
|
|
|
},
|
2016-05-17 17:43:10 +03:00
|
|
|
|
2015-11-30 17:56:36 +03:00
|
|
|
#define PC_COMPAT_2_5 \
|
|
|
|
HW_COMPAT_2_5
|
|
|
|
|
2016-04-09 22:26:38 +03:00
|
|
|
/* Helper for setting model-id for CPU models that changed model-id
|
|
|
|
* depending on QEMU versions up to QEMU 2.4.
|
|
|
|
*/
|
|
|
|
#define PC_CPU_MODEL_IDS(v) \
|
|
|
|
{\
|
|
|
|
.driver = "qemu32-" TYPE_X86_CPU,\
|
|
|
|
.property = "model-id",\
|
|
|
|
.value = "QEMU Virtual CPU version " v,\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "qemu64-" TYPE_X86_CPU,\
|
|
|
|
.property = "model-id",\
|
|
|
|
.value = "QEMU Virtual CPU version " v,\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "athlon-" TYPE_X86_CPU,\
|
|
|
|
.property = "model-id",\
|
|
|
|
.value = "QEMU Virtual CPU version " v,\
|
|
|
|
},
|
|
|
|
|
2015-09-11 23:14:25 +03:00
|
|
|
#define PC_COMPAT_2_4 \
|
2015-11-30 17:56:37 +03:00
|
|
|
HW_COMPAT_2_4 \
|
2016-04-09 22:26:38 +03:00
|
|
|
PC_CPU_MODEL_IDS("2.4.0") \
|
2015-11-30 17:56:37 +03:00
|
|
|
{\
|
|
|
|
.driver = "Haswell-" TYPE_X86_CPU,\
|
|
|
|
.property = "abm",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Haswell-noTSX-" TYPE_X86_CPU,\
|
|
|
|
.property = "abm",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Broadwell-" TYPE_X86_CPU,\
|
|
|
|
.property = "abm",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Broadwell-noTSX-" TYPE_X86_CPU,\
|
|
|
|
.property = "abm",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "host" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "host-cache-info",\
|
|
|
|
.value = "on",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "check",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "qemu64" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "sse4a",\
|
|
|
|
.value = "on",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "qemu64" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "abm",\
|
|
|
|
.value = "on",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "qemu64" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "popcnt",\
|
|
|
|
.value = "on",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "qemu32" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "popcnt",\
|
|
|
|
.value = "on",\
|
|
|
|
},{\
|
|
|
|
.driver = "Opteron_G2" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "rdtscp",\
|
|
|
|
.value = "on",\
|
|
|
|
},{\
|
|
|
|
.driver = "Opteron_G3" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "rdtscp",\
|
|
|
|
.value = "on",\
|
|
|
|
},{\
|
|
|
|
.driver = "Opteron_G4" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "rdtscp",\
|
|
|
|
.value = "on",\
|
|
|
|
},{\
|
|
|
|
.driver = "Opteron_G5" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "rdtscp",\
|
|
|
|
.value = "on",\
|
|
|
|
},
|
2015-09-11 23:14:25 +03:00
|
|
|
|
2015-11-13 22:07:13 +03:00
|
|
|
|
2015-05-14 21:53:03 +03:00
|
|
|
#define PC_COMPAT_2_3 \
|
2015-11-30 17:56:37 +03:00
|
|
|
HW_COMPAT_2_3 \
|
2016-04-09 22:26:38 +03:00
|
|
|
PC_CPU_MODEL_IDS("2.3.0") \
|
2015-11-30 17:56:37 +03:00
|
|
|
{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "arat",\
|
|
|
|
.value = "off",\
|
|
|
|
},{\
|
|
|
|
.driver = "qemu64" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(4),\
|
|
|
|
},{\
|
|
|
|
.driver = "kvm64" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(5),\
|
|
|
|
},{\
|
|
|
|
.driver = "pentium3" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(2),\
|
|
|
|
},{\
|
|
|
|
.driver = "n270" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(5),\
|
|
|
|
},{\
|
|
|
|
.driver = "Conroe" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(4),\
|
|
|
|
},{\
|
|
|
|
.driver = "Penryn" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(4),\
|
|
|
|
},{\
|
|
|
|
.driver = "Nehalem" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(4),\
|
|
|
|
},{\
|
|
|
|
.driver = "n270" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "Penryn" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "Conroe" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "Nehalem" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "Westmere" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "SandyBridge" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "IvyBridge" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "Haswell" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "Haswell-noTSX" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "Broadwell" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
|
|
|
},{\
|
|
|
|
.driver = "Broadwell-noTSX" "-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-xlevel",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(0x8000000a),\
|
2017-02-23 16:34:41 +03:00
|
|
|
},{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "kvm-no-smi-migration",\
|
|
|
|
.value = "on",\
|
2015-11-30 17:56:37 +03:00
|
|
|
},
|
2015-05-14 21:53:03 +03:00
|
|
|
|
|
|
|
#define PC_COMPAT_2_2 \
|
2015-11-30 17:56:37 +03:00
|
|
|
HW_COMPAT_2_2 \
|
2018-01-31 06:01:08 +03:00
|
|
|
PC_CPU_MODEL_IDS("2.2.0") \
|
2015-11-30 17:56:37 +03:00
|
|
|
{\
|
|
|
|
.driver = "kvm64" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "kvm32" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Conroe" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Penryn" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Nehalem" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Westmere" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "SandyBridge" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Haswell" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Broadwell" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Opteron_G1" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Opteron_G2" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Opteron_G3" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Opteron_G4" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Opteron_G5" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vme",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Haswell" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "f16c",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Haswell" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "rdrand",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Broadwell" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "f16c",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Broadwell" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "rdrand",\
|
|
|
|
.value = "off",\
|
|
|
|
},
|
2015-05-14 21:53:03 +03:00
|
|
|
|
|
|
|
#define PC_COMPAT_2_1 \
|
2015-11-30 17:56:37 +03:00
|
|
|
HW_COMPAT_2_1 \
|
2016-04-09 22:26:38 +03:00
|
|
|
PC_CPU_MODEL_IDS("2.1.0") \
|
2015-11-30 17:56:37 +03:00
|
|
|
{\
|
|
|
|
.driver = "coreduo" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vmx",\
|
|
|
|
.value = "on",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "core2duo" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "vmx",\
|
|
|
|
.value = "on",\
|
|
|
|
},
|
2015-05-14 21:53:03 +03:00
|
|
|
|
2014-05-05 18:52:50 +04:00
|
|
|
#define PC_COMPAT_2_0 \
|
2016-04-09 22:26:38 +03:00
|
|
|
PC_CPU_MODEL_IDS("2.0.0") \
|
2015-11-30 17:56:37 +03:00
|
|
|
{\
|
|
|
|
.driver = "virtio-scsi-pci",\
|
|
|
|
.property = "any_layout",\
|
|
|
|
.value = "off",\
|
|
|
|
},{\
|
|
|
|
.driver = "PIIX4_PM",\
|
|
|
|
.property = "memory-hotplug-support",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "apic",\
|
|
|
|
.property = "version",\
|
|
|
|
.value = stringify(0x11),\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "nec-usb-xhci",\
|
|
|
|
.property = "superspeed-ports-first",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "nec-usb-xhci",\
|
|
|
|
.property = "force-pcie-endcap",\
|
|
|
|
.value = "on",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "pci-serial",\
|
|
|
|
.property = "prog_if",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "pci-serial-2x",\
|
|
|
|
.property = "prog_if",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "pci-serial-4x",\
|
|
|
|
.property = "prog_if",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "virtio-net-pci",\
|
|
|
|
.property = "guest_announce",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "ICH9-LPC",\
|
|
|
|
.property = "memory-hotplug-support",\
|
|
|
|
.value = "off",\
|
|
|
|
},{\
|
|
|
|
.driver = "xio3130-downstream",\
|
|
|
|
.property = COMPAT_PROP_PCP,\
|
|
|
|
.value = "off",\
|
|
|
|
},{\
|
|
|
|
.driver = "ioh3420",\
|
|
|
|
.property = COMPAT_PROP_PCP,\
|
|
|
|
.value = "off",\
|
|
|
|
},
|
2014-05-05 18:52:50 +04:00
|
|
|
|
2013-11-20 10:32:31 +04:00
|
|
|
#define PC_COMPAT_1_7 \
|
2016-04-09 22:26:38 +03:00
|
|
|
PC_CPU_MODEL_IDS("1.7.0") \
|
2015-11-30 17:56:37 +03:00
|
|
|
{\
|
|
|
|
.driver = TYPE_USB_DEVICE,\
|
|
|
|
.property = "msos-desc",\
|
|
|
|
.value = "no",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "PIIX4_PM",\
|
|
|
|
.property = "acpi-pci-hotplug-with-bridge-support",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "hpet",\
|
|
|
|
.property = HPET_INTCAP,\
|
|
|
|
.value = stringify(4),\
|
|
|
|
},
|
2013-11-20 10:32:31 +04:00
|
|
|
|
e1000: add interrupt mitigation support
This patch partially implements the e1000 interrupt mitigation mechanisms.
Using a single QEMUTimer, it emulates the ITR register (which is the newer
mitigation register, recommended by Intel) and approximately emulates
RADV and TADV registers. TIDV and RDTR register functionalities are not
emulated (RDTR is only used to validate RADV, according to the e1000 specs).
RADV, TADV, TIDV and RDTR registers make up the older e1000 mitigation
mechanism and would need a timer each to be completely emulated. However,
a single timer has been used in order to reach a good compromise between
emulation accuracy and simplicity/efficiency.
The implemented mechanism can be enabled/disabled specifying the command
line e1000-specific boolean parameter "mitigation", e.g.
qemu-system-x86_64 -device e1000,mitigation=on,... ...
For more information, see the Software developer's manual at
http://download.intel.com/design/network/manuals/8254x_GBe_SDM.pdf.
Interrupt mitigation boosts performance when the guest suffers from
an high interrupt rate (i.e. receiving short UDP packets at high packet
rate). For some numerical results see the following link
http://info.iet.unipi.it/~luigi/papers/20130520-rizzo-vm.pdf
Signed-off-by: Vincenzo Maffione <v.maffione@gmail.com>
Reviewed-by: Andreas Färber <afaerber@suse.de> (for pc-* machines)
Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
2013-08-02 20:30:52 +04:00
|
|
|
#define PC_COMPAT_1_6 \
|
2016-04-09 22:26:38 +03:00
|
|
|
PC_CPU_MODEL_IDS("1.6.0") \
|
2015-11-30 17:56:37 +03:00
|
|
|
{\
|
|
|
|
.driver = "e1000",\
|
|
|
|
.property = "mitigation",\
|
|
|
|
.value = "off",\
|
|
|
|
},{\
|
|
|
|
.driver = "qemu64-" TYPE_X86_CPU,\
|
|
|
|
.property = "model",\
|
|
|
|
.value = stringify(2),\
|
|
|
|
},{\
|
|
|
|
.driver = "qemu32-" TYPE_X86_CPU,\
|
|
|
|
.property = "model",\
|
|
|
|
.value = stringify(3),\
|
|
|
|
},{\
|
|
|
|
.driver = "i440FX-pcihost",\
|
|
|
|
.property = "short_root_bus",\
|
|
|
|
.value = stringify(1),\
|
|
|
|
},{\
|
|
|
|
.driver = "q35-pcihost",\
|
|
|
|
.property = "short_root_bus",\
|
|
|
|
.value = stringify(1),\
|
|
|
|
},
|
e1000: add interrupt mitigation support
This patch partially implements the e1000 interrupt mitigation mechanisms.
Using a single QEMUTimer, it emulates the ITR register (which is the newer
mitigation register, recommended by Intel) and approximately emulates
RADV and TADV registers. TIDV and RDTR register functionalities are not
emulated (RDTR is only used to validate RADV, according to the e1000 specs).
RADV, TADV, TIDV and RDTR registers make up the older e1000 mitigation
mechanism and would need a timer each to be completely emulated. However,
a single timer has been used in order to reach a good compromise between
emulation accuracy and simplicity/efficiency.
The implemented mechanism can be enabled/disabled specifying the command
line e1000-specific boolean parameter "mitigation", e.g.
qemu-system-x86_64 -device e1000,mitigation=on,... ...
For more information, see the Software developer's manual at
http://download.intel.com/design/network/manuals/8254x_GBe_SDM.pdf.
Interrupt mitigation boosts performance when the guest suffers from
an high interrupt rate (i.e. receiving short UDP packets at high packet
rate). For some numerical results see the following link
http://info.iet.unipi.it/~luigi/papers/20130520-rizzo-vm.pdf
Signed-off-by: Vincenzo Maffione <v.maffione@gmail.com>
Reviewed-by: Andreas Färber <afaerber@suse.de> (for pc-* machines)
Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
2013-08-02 20:30:52 +04:00
|
|
|
|
2013-05-28 00:23:54 +04:00
|
|
|
#define PC_COMPAT_1_5 \
|
2016-04-09 22:26:38 +03:00
|
|
|
PC_CPU_MODEL_IDS("1.5.0") \
|
2015-11-30 17:56:37 +03:00
|
|
|
{\
|
|
|
|
.driver = "Conroe-" TYPE_X86_CPU,\
|
|
|
|
.property = "model",\
|
|
|
|
.value = stringify(2),\
|
|
|
|
},{\
|
|
|
|
.driver = "Conroe-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(2),\
|
|
|
|
},{\
|
|
|
|
.driver = "Penryn-" TYPE_X86_CPU,\
|
|
|
|
.property = "model",\
|
|
|
|
.value = stringify(2),\
|
|
|
|
},{\
|
|
|
|
.driver = "Penryn-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(2),\
|
|
|
|
},{\
|
|
|
|
.driver = "Nehalem-" TYPE_X86_CPU,\
|
|
|
|
.property = "model",\
|
|
|
|
.value = stringify(2),\
|
|
|
|
},{\
|
|
|
|
.driver = "Nehalem-" TYPE_X86_CPU,\
|
2017-06-05 18:19:27 +03:00
|
|
|
.property = "min-level",\
|
2015-11-30 17:56:37 +03:00
|
|
|
.value = stringify(2),\
|
|
|
|
},{\
|
|
|
|
.driver = "virtio-net-pci",\
|
|
|
|
.property = "any_layout",\
|
|
|
|
.value = "off",\
|
|
|
|
},{\
|
|
|
|
.driver = TYPE_X86_CPU,\
|
|
|
|
.property = "pmu",\
|
|
|
|
.value = "on",\
|
|
|
|
},{\
|
|
|
|
.driver = "i440FX-pcihost",\
|
|
|
|
.property = "short_root_bus",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},{\
|
|
|
|
.driver = "q35-pcihost",\
|
|
|
|
.property = "short_root_bus",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},
|
2013-05-28 00:23:54 +04:00
|
|
|
|
2013-02-08 17:06:15 +04:00
|
|
|
#define PC_COMPAT_1_4 \
|
2016-04-09 22:26:38 +03:00
|
|
|
PC_CPU_MODEL_IDS("1.4.0") \
|
2015-11-30 17:56:37 +03:00
|
|
|
{\
|
|
|
|
.driver = "scsi-hd",\
|
|
|
|
.property = "discard_granularity",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},{\
|
|
|
|
.driver = "scsi-cd",\
|
|
|
|
.property = "discard_granularity",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},{\
|
|
|
|
.driver = "scsi-disk",\
|
|
|
|
.property = "discard_granularity",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},{\
|
|
|
|
.driver = "ide-hd",\
|
|
|
|
.property = "discard_granularity",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},{\
|
|
|
|
.driver = "ide-cd",\
|
|
|
|
.property = "discard_granularity",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},{\
|
|
|
|
.driver = "ide-drive",\
|
|
|
|
.property = "discard_granularity",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},{\
|
|
|
|
.driver = "virtio-blk-pci",\
|
|
|
|
.property = "discard_granularity",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},{\
|
|
|
|
.driver = "virtio-serial-pci",\
|
|
|
|
.property = "vectors",\
|
|
|
|
/* DEV_NVECTORS_UNSPECIFIED as a uint32_t string */\
|
|
|
|
.value = stringify(0xFFFFFFFF),\
|
|
|
|
},{ \
|
|
|
|
.driver = "virtio-net-pci", \
|
|
|
|
.property = "ctrl_guest_offloads", \
|
|
|
|
.value = "off", \
|
|
|
|
},{\
|
|
|
|
.driver = "e1000",\
|
|
|
|
.property = "romfile",\
|
|
|
|
.value = "pxe-e1000.rom",\
|
|
|
|
},{\
|
|
|
|
.driver = "ne2k_pci",\
|
|
|
|
.property = "romfile",\
|
|
|
|
.value = "pxe-ne2k_pci.rom",\
|
|
|
|
},{\
|
|
|
|
.driver = "pcnet",\
|
|
|
|
.property = "romfile",\
|
|
|
|
.value = "pxe-pcnet.rom",\
|
|
|
|
},{\
|
|
|
|
.driver = "rtl8139",\
|
|
|
|
.property = "romfile",\
|
|
|
|
.value = "pxe-rtl8139.rom",\
|
|
|
|
},{\
|
|
|
|
.driver = "virtio-net-pci",\
|
|
|
|
.property = "romfile",\
|
|
|
|
.value = "pxe-virtio.rom",\
|
|
|
|
},{\
|
|
|
|
.driver = "486-" TYPE_X86_CPU,\
|
|
|
|
.property = "model",\
|
|
|
|
.value = stringify(0),\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "n270" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "movbe",\
|
|
|
|
.value = "off",\
|
|
|
|
},\
|
|
|
|
{\
|
|
|
|
.driver = "Westmere" "-" TYPE_X86_CPU,\
|
|
|
|
.property = "pclmulqdq",\
|
|
|
|
.value = "off",\
|
|
|
|
},
|
2013-02-08 17:06:15 +04:00
|
|
|
|
2015-05-15 20:18:55 +03:00
|
|
|
#define DEFINE_PC_MACHINE(suffix, namestr, initfn, optsfn) \
|
2015-05-15 20:18:56 +03:00
|
|
|
static void pc_machine_##suffix##_class_init(ObjectClass *oc, void *data) \
|
|
|
|
{ \
|
|
|
|
MachineClass *mc = MACHINE_CLASS(oc); \
|
|
|
|
optsfn(mc); \
|
|
|
|
mc->init = initfn; \
|
|
|
|
} \
|
|
|
|
static const TypeInfo pc_machine_type_##suffix = { \
|
|
|
|
.name = namestr TYPE_MACHINE_SUFFIX, \
|
|
|
|
.parent = TYPE_PC_MACHINE, \
|
|
|
|
.class_init = pc_machine_##suffix##_class_init, \
|
|
|
|
}; \
|
2015-05-15 20:18:53 +03:00
|
|
|
static void pc_machine_init_##suffix(void) \
|
|
|
|
{ \
|
2015-05-15 20:18:56 +03:00
|
|
|
type_register(&pc_machine_type_##suffix); \
|
2015-05-15 20:18:53 +03:00
|
|
|
} \
|
2016-02-16 23:59:04 +03:00
|
|
|
type_init(pc_machine_init_##suffix)
|
2015-05-15 20:18:53 +03:00
|
|
|
|
2015-07-15 08:37:47 +03:00
|
|
|
extern void igd_passthrough_isa_bridge_create(PCIBus *bus, uint16_t gpu_dev_id);
|
2007-11-17 20:14:51 +03:00
|
|
|
#endif
|