2020-10-16 19:12:36 -07:00
|
|
|
/* SPDX-License-Identifier: MIT */
|
|
|
|
|
/*
|
|
|
|
|
* Define RISC-V target-specific operand constraints.
|
|
|
|
|
* Copyright (c) 2021 Linaro
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Define constraint letters for register sets:
|
|
|
|
|
* REGS(letter, register_mask)
|
|
|
|
|
*/
|
|
|
|
|
REGS('r', ALL_GENERAL_REGS)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Define constraint letters for constants:
|
|
|
|
|
* CONST(letter, TCG_CT_CONST_* bit set)
|
|
|
|
|
*/
|
|
|
|
|
CONST('I', TCG_CT_CONST_S12)
|
2023-04-25 15:47:34 +01:00
|
|
|
CONST('J', TCG_CT_CONST_J12)
|
2020-10-16 19:12:36 -07:00
|
|
|
CONST('N', TCG_CT_CONST_N12)
|
|
|
|
|
CONST('M', TCG_CT_CONST_M12)
|
|
|
|
|
CONST('Z', TCG_CT_CONST_ZERO)
|
