2012-12-13 01:11:16 +04:00
|
|
|
#ifndef QEMU_PCI_BUS_H
|
|
|
|
#define QEMU_PCI_BUS_H
|
2010-07-12 14:36:40 +04:00
|
|
|
|
2018-10-11 00:53:55 +03:00
|
|
|
#include "hw/pci/pci.h"
|
|
|
|
|
2010-07-12 14:36:40 +04:00
|
|
|
/*
|
2017-11-29 11:46:23 +03:00
|
|
|
* PCI Bus datastructures.
|
2010-07-13 08:01:42 +04:00
|
|
|
*
|
2012-12-12 17:04:09 +04:00
|
|
|
* Do not access the following members directly;
|
2017-11-29 11:46:23 +03:00
|
|
|
* use accessor functions in pci.h
|
2010-07-12 14:36:40 +04:00
|
|
|
*/
|
|
|
|
|
2020-08-25 22:20:13 +03:00
|
|
|
struct PCIBusClass {
|
2015-06-02 14:22:57 +03:00
|
|
|
/*< private >*/
|
|
|
|
BusClass parent_class;
|
|
|
|
/*< public >*/
|
|
|
|
|
2015-06-02 14:22:58 +03:00
|
|
|
int (*bus_num)(PCIBus *bus);
|
2015-06-02 14:23:09 +03:00
|
|
|
uint16_t (*numa_node)(PCIBus *bus);
|
2020-08-25 22:20:13 +03:00
|
|
|
};
|
2015-06-02 14:22:57 +03:00
|
|
|
|
2019-04-24 07:19:58 +03:00
|
|
|
enum PCIBusFlags {
|
|
|
|
/* This bus is the root of a PCI domain */
|
|
|
|
PCI_BUS_IS_ROOT = 0x0001,
|
2019-05-13 09:19:37 +03:00
|
|
|
/* PCIe extended configuration space is accessible on this bus */
|
|
|
|
PCI_BUS_EXTENDED_CONFIG_SPACE = 0x0002,
|
2022-04-29 17:40:37 +03:00
|
|
|
/* This is a CXL Type BUS */
|
|
|
|
PCI_BUS_CXL = 0x0004,
|
2019-04-24 07:19:58 +03:00
|
|
|
};
|
|
|
|
|
2010-07-12 14:36:40 +04:00
|
|
|
struct PCIBus {
|
|
|
|
BusState qbus;
|
2019-04-24 07:19:58 +03:00
|
|
|
enum PCIBusFlags flags;
|
2012-10-30 15:47:48 +04:00
|
|
|
PCIIOMMUFunc iommu_fn;
|
|
|
|
void *iommu_opaque;
|
2011-01-27 09:56:39 +03:00
|
|
|
uint8_t devfn_min;
|
2017-07-16 23:27:34 +03:00
|
|
|
uint32_t slot_reserved_mask;
|
2010-07-12 14:36:40 +04:00
|
|
|
pci_set_irq_fn set_irq;
|
|
|
|
pci_map_irq_fn map_irq;
|
2012-07-19 18:11:47 +04:00
|
|
|
pci_route_irq_fn route_intx_to_irq;
|
2010-07-12 14:36:40 +04:00
|
|
|
void *irq_opaque;
|
2011-01-27 09:56:35 +03:00
|
|
|
PCIDevice *devices[PCI_SLOT_MAX * PCI_FUNC_MAX];
|
2010-07-12 14:36:40 +04:00
|
|
|
PCIDevice *parent_dev;
|
2011-08-08 17:09:05 +04:00
|
|
|
MemoryRegion *address_space_mem;
|
|
|
|
MemoryRegion *address_space_io;
|
2010-07-12 14:36:40 +04:00
|
|
|
|
|
|
|
QLIST_HEAD(, PCIBus) child; /* this will be replaced by qdev later */
|
|
|
|
QLIST_ENTRY(PCIBus) sibling;/* this will be replaced by qdev later */
|
|
|
|
|
|
|
|
/* The bus IRQ state is the logical OR of the connected devices.
|
|
|
|
Keep a count of the number of devices with raised IRQs. */
|
|
|
|
int nirq;
|
|
|
|
int *irq_count;
|
2016-06-27 18:38:32 +03:00
|
|
|
|
|
|
|
Notifier machine_done;
|
2010-07-12 14:36:40 +04:00
|
|
|
};
|
|
|
|
|
2022-04-29 17:40:37 +03:00
|
|
|
static inline bool pci_bus_is_cxl(PCIBus *bus)
|
|
|
|
{
|
|
|
|
return !!(bus->flags & PCI_BUS_CXL);
|
|
|
|
}
|
|
|
|
|
2019-04-24 07:19:58 +03:00
|
|
|
static inline bool pci_bus_is_root(PCIBus *bus)
|
|
|
|
{
|
|
|
|
return !!(bus->flags & PCI_BUS_IS_ROOT);
|
|
|
|
}
|
|
|
|
|
2019-05-13 09:19:37 +03:00
|
|
|
static inline bool pci_bus_allows_extended_config_space(PCIBus *bus)
|
|
|
|
{
|
|
|
|
return !!(bus->flags & PCI_BUS_EXTENDED_CONFIG_SPACE);
|
|
|
|
}
|
|
|
|
|
2012-12-13 01:11:16 +04:00
|
|
|
#endif /* QEMU_PCI_BUS_H */
|