44 lines
1.2 KiB
C
44 lines
1.2 KiB
C
|
/*
|
||
|
|
* Nuvoton NPCM7xx System Global Control Registers.
|
||
|
|
*
|
||
|
|
* Copyright 2020 Google LLC
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of the GNU General Public License as published by the
|
||
|
|
* Free Software Foundation; either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
||
|
|
* for more details.
|
||
|
|
*/
|
||
|
|
#ifndef NPCM7XX_GCR_H
|
||
|
|
#define NPCM7XX_GCR_H
|
||
|
|
|
||
|
|
#include "exec/memory.h"
|
||
|
|
#include "hw/sysbus.h"
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Number of registers in our device state structure. Don't change this without
|
||
|
|
* incrementing the version_id in the vmstate.
|
||
|
|
*/
|
||
|
|
#define NPCM7XX_GCR_NR_REGS (0x148 / sizeof(uint32_t))
|
||
|
|
|
||
|
|
typedef struct NPCM7xxGCRState {
|
||
|
|
SysBusDevice parent;
|
||
|
|
|
||
|
|
MemoryRegion iomem;
|
||
|
|
|
||
|
|
uint32_t regs[NPCM7XX_GCR_NR_REGS];
|
||
|
|
|
||
|
|
uint32_t reset_pwron;
|
||
|
|
uint32_t reset_mdlr;
|
||
|
|
uint32_t reset_intcr3;
|
||
|
|
} NPCM7xxGCRState;
|
||
|
|
|
||
|
|
#define TYPE_NPCM7XX_GCR "npcm7xx-gcr"
|
||
|
|
#define NPCM7XX_GCR(obj) OBJECT_CHECK(NPCM7xxGCRState, (obj), TYPE_NPCM7XX_GCR)
|
||
|
|
|
||
|
|
#endif /* NPCM7XX_GCR_H */
|