93 lines
3.7 KiB
C
93 lines
3.7 KiB
C
/*******************************************************************************
|
|
Copyright (c) 2022 NVIDIA Corporation
|
|
|
|
Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
of this software and associated documentation files (the "Software"), to
|
|
deal in the Software without restriction, including without limitation the
|
|
rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
|
|
sell copies of the Software, and to permit persons to whom the Software is
|
|
furnished to do so, subject to the following conditions:
|
|
|
|
The above copyright notice and this permission notice shall be
|
|
included in all copies or substantial portions of the Software.
|
|
|
|
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
DEALINGS IN THE SOFTWARE.
|
|
|
|
*******************************************************************************/
|
|
|
|
#ifndef __UVM_HAL_BLACKWELL_FAULT_BUFFER_H__
|
|
#define __UVM_HAL_BLACKWELL_FAULT_BUFFER_H__
|
|
|
|
#include "nvtypes.h"
|
|
#include "uvm_common.h"
|
|
#include "uvm_gpu.h"
|
|
|
|
// There are up to 10 TPCs per GPC in Blackwell, and there are 2 LTP uTLBs per
|
|
// TPC. Besides, there is one active RGG uTLB per GPC. Each TPC has a number of
|
|
// clients that can make requests to its uTLBs: 1xTPCCS, 1xPE, 2xT1. Requests
|
|
// from these units are routed as follows to the 2 LTP uTLBs:
|
|
//
|
|
// -------- ---------
|
|
// | T1_0 | -----------------> | uTLB0 |
|
|
// -------- ---------
|
|
//
|
|
// -------- ---------
|
|
// | T1_1 | -----------------> | uTLB1 |
|
|
// -------- --------> ---------
|
|
// | ^
|
|
// ------- | |
|
|
// | PE | ----------- |
|
|
// ------- |
|
|
// |
|
|
// --------- |
|
|
// | TPCCS | -----------------------
|
|
// ---------
|
|
//
|
|
//
|
|
// The client ids are local to their GPC and the id mapping is linear across
|
|
// TPCs: TPC_n has TPCCS_n, PE_n, T1_p, and T1_q, where p=2*n and q=p+1.
|
|
//
|
|
// NV_PFAULT_CLIENT_GPC_LTP_UTLB_n and NV_PFAULT_CLIENT_GPC_RGG_UTLB enums can
|
|
// be ignored. These will never be reported in a fault message, and should
|
|
// never be used in an invalidate. Therefore, we define our own values.
|
|
typedef enum {
|
|
UVM_BLACKWELL_GPC_UTLB_ID_RGG = 0,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP0 = 1,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP1 = 2,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP2 = 3,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP3 = 4,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP4 = 5,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP5 = 6,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP6 = 7,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP7 = 8,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP8 = 9,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP9 = 10,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP10 = 11,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP11 = 12,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP12 = 13,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP13 = 14,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP14 = 15,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP15 = 16,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP16 = 17,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP17 = 18,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP18 = 19,
|
|
UVM_BLACKWELL_GPC_UTLB_ID_LTP19 = 20,
|
|
|
|
UVM_BLACKWELL_GPC_UTLB_COUNT,
|
|
} uvm_blackwell_gpc_utlb_id_t;
|
|
|
|
static NvU32 uvm_blackwell_get_utlbs_per_gpc(uvm_parent_gpu_t *parent_gpu)
|
|
{
|
|
NvU32 utlbs = parent_gpu->rm_info.maxTpcPerGpcCount * 2 + 1;
|
|
UVM_ASSERT(utlbs <= UVM_BLACKWELL_GPC_UTLB_COUNT);
|
|
return utlbs;
|
|
}
|
|
|
|
#endif
|