mirrors/limine
1
0
Fork 0
mirror of https://github.com/limine-bootloader/limine synced 2025-02-08 21:24:19 +03:00
Code Issues Packages Projects Releases Wiki Activity

mm/mtrr: Do not gate cr3 flush to UEFI only

Browse Source
This commit is contained in:
mintsuki 2023-11-14 08:18:13 +01:00
parent a7bac25397
commit 99e357445b
1 changed files with 2 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
common/mm/mtrr.c
View File

@ -87,12 +87,10 @@ void mtrr_restore(void) {
/* then invalidate the caches */
asm volatile ("wbinvd" ::: "memory");
#if defined (UEFI)
/* on UEFI, paging is enabled, so do a cr3 read/write to flush the TLB */
/* do a cr3 read/write to flush the TLB */
uintptr_t cr3;
asm volatile ("mov %%cr3, %0" : "=r"(cr3) :: "memory");
asm volatile ("mov %0, %%cr3" :: "r"(cr3) : "memory");
#endif
/* disable the MTRRs */
uint64_t mtrr_def = rdmsr(0x2ff);
@ -128,11 +126,9 @@ void mtrr_restore(void) {
mtrr_def |= (1 << 11);
wrmsr(0x2ff, mtrr_def);
#if defined (UEFI)
/* on UEFI, paging is enabled, so do a cr3 read/write to flush the TLB */
/* do a cr3 read/write to flush the TLB */
asm volatile ("mov %%cr3, %0" : "=r"(cr3) :: "memory");
asm volatile ("mov %0, %%cr3" :: "r"(cr3) : "memory");
#endif
/* then invalidate the caches */
asm volatile ("wbinvd" ::: "memory");