e7093e74d8
- Added new PCI chipset choice for the i440BX AGPset. Some basic work is done, but AGP support is not present yet. - Added new class for the "virtual" PCI-to-PCI bridge that should manage the secondary bus (AGP). Since this device must appear with device number #1 at the primary bus, it was required to change the PCI device numbers for the i440BX case. Moved the PIIX4 module to device number #7. The presence of the PCI base address regions now depends on the header type as expected. - Since the Bochs BIOS cannot handle the modified PCI device layout, all tests continued with an external BIOS designed for this chipset (GA-6BA_F1.bin). This BIOS requires additional changes in some devices. - ACPI: Return value 0 for some status registers and the GPI registers. - CMOS: Since the PIIX4 supports a 256 byte CMOS RAM, prepared support for it and enable it in case a 256 byte CMOS image is used. - PCI: The device numbers for 4 slots starting at #8. The 5th slot could be used for AGP when available.
74 lines
2.2 KiB
C++
74 lines
2.2 KiB
C++
/////////////////////////////////////////////////////////////////////////
|
|
// $Id$
|
|
/////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Copyright (C) 2002-2018 The Bochs Project
|
|
//
|
|
// This library is free software; you can redistribute it and/or
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
// License as published by the Free Software Foundation; either
|
|
// version 2 of the License, or (at your option) any later version.
|
|
//
|
|
// This library is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
// Lesser General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
// License along with this library; if not, write to the Free Software
|
|
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
#ifndef BX_IODEV_PIC2ISA_H
|
|
#define BX_IODEV_PIC2ISA_H
|
|
|
|
#if BX_USE_P2I_SMF
|
|
# define BX_P2I_SMF static
|
|
# define BX_P2I_THIS thePci2IsaBridge->
|
|
#else
|
|
# define BX_P2I_SMF
|
|
# define BX_P2I_THIS this->
|
|
#endif
|
|
|
|
|
|
class bx_piix3_c : public bx_pci2isa_stub_c {
|
|
public:
|
|
bx_piix3_c();
|
|
virtual ~bx_piix3_c();
|
|
virtual void init(void);
|
|
virtual void reset(unsigned type);
|
|
virtual void pci_set_irq(Bit8u devfunc, unsigned line, bx_bool level);
|
|
virtual void register_state(void);
|
|
virtual void after_restore_state(void);
|
|
|
|
virtual void pci_write_handler(Bit8u address, Bit32u value, unsigned io_len);
|
|
#if BX_DEBUGGER
|
|
virtual void debug_dump(int argc, char **argv);
|
|
#endif
|
|
|
|
private:
|
|
|
|
struct {
|
|
unsigned chipset;
|
|
Bit8u devfunc;
|
|
Bit8u elcr1;
|
|
Bit8u elcr2;
|
|
Bit8u apmc;
|
|
Bit8u apms;
|
|
Bit8u irq_registry[16];
|
|
Bit32u irq_level[4][16];
|
|
Bit8u pci_reset;
|
|
} s;
|
|
|
|
static void pci_register_irq(unsigned pirq, Bit8u irq);
|
|
static void pci_unregister_irq(unsigned pirq, Bit8u irq);
|
|
|
|
static Bit32u read_handler(void *this_ptr, Bit32u address, unsigned io_len);
|
|
static void write_handler(void *this_ptr, Bit32u address, Bit32u value, unsigned io_len);
|
|
#if !BX_USE_P2I_SMF
|
|
Bit32u read(Bit32u address, unsigned io_len);
|
|
void write(Bit32u address, Bit32u value, unsigned io_len);
|
|
#endif
|
|
};
|
|
|
|
#endif
|