mirrors/Bochs
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Bochs/bochs/cpu
History
Stanislav Shwartsman fd13784231 Small cleanup in access.cc 
VME feature code should be valid only for CPU LEVEL >= 4
2005-03-12 19:34:18 +00:00
..
3dnow.cc
…
access.cc
Small cleanup in access.cc
2005-03-12 19:34:18 +00:00
apic.cc
…
apic.h
…
arith8.cc
…
arith16.cc
…
arith32.cc
…
arith64.cc
…
bcd.cc
…
bit.cc
…
cpu.cc
Added ICACHE statistics
2005-03-10 21:22:15 +00:00
cpu.h
Small cleanup in access.cc
2005-03-12 19:34:18 +00:00
cpuid.cc
…
ctrl_xfer8.cc
…
ctrl_xfer16.cc
Fixed compilation error for 486 CPU
2005-03-12 16:40:14 +00:00
ctrl_xfer32.cc
Fixed compilation error for 486 CPU
2005-03-12 16:40:14 +00:00
ctrl_xfer64.cc
…
ctrl_xfer_pro.cc
Fix for PANIC
2005-03-12 18:09:32 +00:00
data_xfer8.cc
…
data_xfer16.cc
…
data_xfer32.cc
…
data_xfer64.cc
…
debugstuff.cc
…
descriptor.h
More code review - changing BX_PANIC to BX_ERROR where implentation matches Intel docs. Also solved two cases when TS exception generated instead of GPF
2005-03-04 21:03:22 +00:00
exception.cc
Fixed R/O pages access in CPL=3 (TLB accessBits bug)
2005-03-03 20:24:52 +00:00
extdb.cc
Fix extdb.cc compilation error
2005-03-01 17:49:34 +00:00
extdb.h
…
fetchdecode64.cc
Reduce metaInfo initialization in fetchDecode
2005-03-01 21:44:01 +00:00
fetchdecode.cc
Reduce metaInfo initialization in fetchDecode
2005-03-01 21:44:01 +00:00
fetchdecode.h
…
flag_ctrl_pro.cc
…
flag_ctrl.cc
…
fpu_emu.cc
…
hostasm.h
…
i387.h
…
icache.h
…
init.cc
…
io_pro.cc
Getting little bit closer to VME feature
2005-03-09 22:01:13 +00:00
io.cc
…
lazy_flags.cc
…
lazy_flags.h
…
logical8.cc
…
logical16.cc
…
logical32.cc
…
logical64.cc
…
Makefile.in
…
mmx.cc
…
mult8.cc
…
mult16.cc
…
mult32.cc
…
mult64.cc
…
paging.cc
Fixed R/O pages access in CPL=3 (TLB accessBits bug)
2005-03-03 20:24:52 +00:00
proc_ctrl.cc
Fixed R/O pages access in CPL=3 (TLB accessBits bug)
2005-03-03 20:24:52 +00:00
protect_ctrl_pro.cc
…
protect_ctrl.cc
More code review - changing BX_PANIC to BX_ERROR where implentation matches Intel docs. Also solved two cases when TS exception generated instead of GPF
2005-03-04 21:03:22 +00:00
resolve16.cc
…
resolve32.cc
…
resolve64.cc
…
segment_ctrl_pro.cc
Add more comments for loading segment register in real mode
2005-03-12 18:38:56 +00:00
segment_ctrl.cc
…
shift8.cc
…
shift16.cc
…
shift32.cc
…
shift64.cc
…
soft_int.cc
Small cleanup in access.cc
2005-03-12 19:34:18 +00:00
sse_move.cc
…
sse_pfp.cc
…
sse_rcp.cc
…
sse.cc
…
stack16.cc
…
stack32.cc
…
stack64.cc
…
stack_pro.cc
…
string.cc
…
tasking.cc
More code review - changing BX_PANIC to BX_ERROR where implentation matches Intel docs. Also solved two cases when TS exception generated instead of GPF
2005-03-04 21:03:22 +00:00
vm8086.cc
Small cleanup in access.cc
2005-03-12 19:34:18 +00:00
xmm.h
…