| .. |
|
amd_k6_2_chomper.cc
|
allow to select CPU level = 5 from .bochsrc even when Bochs is compiled with CPU_LEVEL=6
|
2013-04-17 19:46:11 +00:00 |
|
amd_k6_2_chomper.h
|
allow to select CPU level = 5 from .bochsrc even when Bochs is compiled with CPU_LEVEL=6
|
2013-04-17 19:46:11 +00:00 |
|
amd_k6_2_chomper.txt
|
|
|
|
athlon64_clawhammer.cc
|
|
|
|
athlon64_clawhammer.h
|
|
|
|
athlon64_clawhammer.txt
|
|
|
|
athlon64_venice.cc
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
athlon64_venice.h
|
|
|
|
athlon64_venice.txt
|
|
|
|
atom_n270.cc
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
atom_n270.h
|
fixed 64-bit segment print from internal debugger
|
2012-06-14 18:56:47 +00:00 |
|
atom_n270.txt
|
|
|
|
core2_penryn_t9600.cc
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
core2_penryn_t9600.h
|
fixed 64-bit segment print from internal debugger
|
2012-06-14 18:56:47 +00:00 |
|
core2_penryn_t9600.txt
|
|
|
|
core_duo_t2400_yonah.cc
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
core_duo_t2400_yonah.h
|
fixed 64-bit segment print from internal debugger
|
2012-06-14 18:56:47 +00:00 |
|
core_duo_t2400_yonah.txt
|
|
|
|
corei5_arrandale_m520.cc
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
corei5_arrandale_m520.h
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
corei5_arrandale_m520.txt
|
|
|
|
corei5_lynnfield_750.cc
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
corei5_lynnfield_750.h
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
corei5_lynnfield_750.txt
|
|
|
|
corei7_haswell_4770.cc
|
various fixes
|
2013-08-29 19:43:15 +00:00 |
|
corei7_haswell_4770.h
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
corei7_haswell_4770.txt
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
corei7_ivy_bridge_3770K.cc
|
various fixes
|
2013-08-29 19:43:15 +00:00 |
|
corei7_ivy_bridge_3770K.h
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
corei7_ivy_bridge_3770K.txt
|
added AMD Bulldozer architecture CPU (Zambezi) to CPUDB
|
2013-01-07 19:33:04 +00:00 |
|
corei7_sandy_bridge_2600K.cc
|
various fixes
|
2013-08-29 19:43:15 +00:00 |
|
corei7_sandy_bridge_2600K.h
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
corei7_sandy_bridge_2600K.txt
|
|
|
|
Makefile.in
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
p2_klamath.cc
|
|
|
|
p2_klamath.h
|
|
|
|
p2_klamath.txt
|
|
|
|
p3_katmai.cc
|
|
|
|
p3_katmai.h
|
|
|
|
p3_katmai.txt
|
|
|
|
p4_prescott_celeron_336.cc
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
p4_prescott_celeron_336.h
|
fixed 64-bit segment print from internal debugger
|
2012-06-14 18:56:47 +00:00 |
|
p4_prescott_celeron_336.txt
|
|
|
|
p4_willamette.cc
|
Added Haswell configuration to CPUDB
|
2013-06-20 19:33:30 +00:00 |
|
p4_willamette.h
|
|
|
|
p4_willamette.txt
|
|
|
|
pentium_mmx.cc
|
allow to select CPU level = 5 from .bochsrc even when Bochs is compiled with CPU_LEVEL=6
|
2013-04-17 19:46:11 +00:00 |
|
pentium_mmx.h
|
allow to select CPU level = 5 from .bochsrc even when Bochs is compiled with CPU_LEVEL=6
|
2013-04-17 19:46:11 +00:00 |
|
pentium_mmx.txt
|
|
|
|
phenomx3_8650_toliman.cc
|
added AMD Bulldozer architecture CPU (Zambezi) to CPUDB
|
2013-01-07 19:33:04 +00:00 |
|
phenomx3_8650_toliman.h
|
|
|
|
phenomx3_8650_toliman.txt
|
|
|
|
turion64_tyler.cc
|
|
|
|
turion64_tyler.h
|
|
|
|
turion64_tyler.txt
|
|
|
|
zambezi.cc
|
various fixes
|
2013-08-29 19:43:15 +00:00 |
|
zambezi.h
|
added AMD Bulldozer architecture CPU (Zambezi) to CPUDB
|
2013-01-07 19:33:04 +00:00 |
|
zambezi.txt
|
added AMD Bulldozer architecture CPU (Zambezi) to CPUDB
|
2013-01-07 19:33:04 +00:00 |
