bb7a648d91
------------ Implemented SVN nested paging support - the Virtual Box boots perfectly with Nested Paging guest ! A lot of code duplication was added for now - major cleanup will follow later. ! Added AMD Phenom X3 8650 (Toliman) configuration to the CPUDB - this configuration has Nested Paging enabled. Some CPUID modules rework done to enable Toliman configuration. Ckean up 'executable' attribute from all CPU source files.
66 lines
2.4 KiB
C++
66 lines
2.4 KiB
C++
/////////////////////////////////////////////////////////////////////////
|
|
// $Id$
|
|
/////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Copyright (c) 2011 Stanislav Shwartsman
|
|
// Written by Stanislav Shwartsman [sshwarts at sourceforge net]
|
|
//
|
|
// This library is free software; you can redistribute it and/or
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
// License as published by the Free Software Foundation; either
|
|
// version 2 of the License, or (at your option) any later version.
|
|
//
|
|
// This library is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
// Lesser General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
// License along with this library; if not, write to the Free Software
|
|
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA B 02110-1301 USA
|
|
//
|
|
/////////////////////////////////////////////////////////////////////////
|
|
|
|
#ifndef BX_ATHLON64_VENICE_CPUID_DEFINITIONS_H
|
|
#define BX_ATHLON64_VENICE_CPUID_DEFINITIONS_H
|
|
|
|
#if BX_SUPPORT_X86_64
|
|
|
|
#include "cpu/cpuid.h"
|
|
|
|
class athlon64_venice_t : public bx_cpuid_t {
|
|
public:
|
|
athlon64_venice_t(BX_CPU_C *cpu);
|
|
virtual ~athlon64_venice_t() {}
|
|
|
|
// return CPU name
|
|
virtual const char *get_name(void) const { return "athlon64_venice"; }
|
|
|
|
virtual Bit64u get_isa_extensions_bitmask(void) const;
|
|
virtual Bit32u get_cpu_extensions_bitmask(void) const;
|
|
|
|
virtual void get_cpuid_leaf(Bit32u function, Bit32u subfunction, cpuid_function_t *leaf) const;
|
|
|
|
virtual void dump_cpuid(void) const;
|
|
|
|
private:
|
|
void get_std_cpuid_leaf_0(cpuid_function_t *leaf) const;
|
|
void get_std_cpuid_leaf_1(cpuid_function_t *leaf) const;
|
|
|
|
void get_ext_cpuid_leaf_0(cpuid_function_t *leaf) const;
|
|
void get_ext_cpuid_leaf_1(cpuid_function_t *leaf) const;
|
|
void get_ext_cpuid_brand_string_leaf(Bit32u function, cpuid_function_t *leaf) const;
|
|
void get_ext_cpuid_leaf_5(cpuid_function_t *leaf) const;
|
|
void get_ext_cpuid_leaf_6(cpuid_function_t *leaf) const;
|
|
void get_ext_cpuid_leaf_7(cpuid_function_t *leaf) const;
|
|
void get_ext_cpuid_leaf_8(cpuid_function_t *leaf) const;
|
|
|
|
void get_cpuid_hidden_level(cpuid_function_t *leaf) const;
|
|
};
|
|
|
|
extern bx_cpuid_t *create_athlon64_venice_cpuid(BX_CPU_C *cpu);
|
|
|
|
#endif // BX_SUPPORT_X86_64
|
|
|
|
#endif
|