f90e5f4f44
Only missing items (to be added soon): - Supervisor Shadow Stack EPT Control is not implemented yet - SMM placing for SSP Currently have to be added manually to some CPUID model, for example to ICL-U To enable configure with --enable-cet
169 lines
4.1 KiB
C
169 lines
4.1 KiB
C
/////////////////////////////////////////////////////////////////////////
|
|
// $Id$
|
|
/////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Copyright (c) 2007-2012 Stanislav Shwartsman
|
|
// Written by Stanislav Shwartsman [sshwarts at sourceforge net]
|
|
//
|
|
// This library is free software; you can redistribute it and/or
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
// License as published by the Free Software Foundation; either
|
|
// version 2 of the License, or (at your option) any later version.
|
|
//
|
|
// This library is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
// Lesser General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
// License along with this library; if not, write to the Free Software
|
|
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA B 02110-1301 USA
|
|
//
|
|
/////////////////////////////////////////////////////////////////////////
|
|
|
|
#ifndef BX_PUSHPOP_H
|
|
#define BX_PUSHPOP_H
|
|
|
|
BX_CPP_INLINE void BX_CPP_AttrRegparmN(1)
|
|
BX_CPU_C::push_16(Bit16u value16)
|
|
{
|
|
#if BX_SUPPORT_X86_64
|
|
if (long64_mode()) { /* StackAddrSize = 64 */
|
|
stack_write_word(RSP-2, value16);
|
|
RSP -= 2;
|
|
}
|
|
else
|
|
#endif
|
|
if (BX_CPU_THIS_PTR sregs[BX_SEG_REG_SS].cache.u.segment.d_b) { /* StackAddrSize = 32 */
|
|
stack_write_word((Bit32u) (ESP-2), value16);
|
|
ESP -= 2;
|
|
}
|
|
else /* StackAddrSize = 16 */
|
|
{
|
|
stack_write_word((Bit16u) (SP-2), value16);
|
|
SP -= 2;
|
|
}
|
|
}
|
|
|
|
BX_CPP_INLINE void BX_CPP_AttrRegparmN(1)
|
|
BX_CPU_C::push_32(Bit32u value32)
|
|
{
|
|
#if BX_SUPPORT_X86_64
|
|
if (long64_mode()) { /* StackAddrSize = 64 */
|
|
stack_write_dword(RSP-4, value32);
|
|
RSP -= 4;
|
|
}
|
|
else
|
|
#endif
|
|
if (BX_CPU_THIS_PTR sregs[BX_SEG_REG_SS].cache.u.segment.d_b) { /* StackAddrSize = 32 */
|
|
stack_write_dword((Bit32u) (ESP-4), value32);
|
|
ESP -= 4;
|
|
}
|
|
else /* StackAddrSize = 16 */
|
|
{
|
|
stack_write_dword((Bit16u) (SP-4), value32);
|
|
SP -= 4;
|
|
}
|
|
}
|
|
|
|
/* push 64 bit operand */
|
|
#if BX_SUPPORT_X86_64
|
|
BX_CPP_INLINE void BX_CPP_AttrRegparmN(1)
|
|
BX_CPU_C::push_64(Bit64u value64)
|
|
{
|
|
/* StackAddrSize = 64 */
|
|
stack_write_qword(RSP-8, value64);
|
|
RSP -= 8;
|
|
}
|
|
#endif
|
|
|
|
/* pop 16 bit operand from the stack */
|
|
BX_CPP_INLINE Bit16u BX_CPU_C::pop_16(void)
|
|
{
|
|
Bit16u value16;
|
|
|
|
#if BX_SUPPORT_X86_64
|
|
if (long64_mode()) { /* StackAddrSize = 64 */
|
|
value16 = stack_read_word(RSP);
|
|
RSP += 2;
|
|
}
|
|
else
|
|
#endif
|
|
if (BX_CPU_THIS_PTR sregs[BX_SEG_REG_SS].cache.u.segment.d_b) { /* StackAddrSize = 32 */
|
|
value16 = stack_read_word(ESP);
|
|
ESP += 2;
|
|
}
|
|
else { /* StackAddrSize = 16 */
|
|
value16 = stack_read_word(SP);
|
|
SP += 2;
|
|
}
|
|
|
|
return value16;
|
|
}
|
|
|
|
/* pop 32 bit operand from the stack */
|
|
BX_CPP_INLINE Bit32u BX_CPU_C::pop_32(void)
|
|
{
|
|
Bit32u value32;
|
|
|
|
#if BX_SUPPORT_X86_64
|
|
if (long64_mode()) { /* StackAddrSize = 64 */
|
|
value32 = stack_read_dword(RSP);
|
|
RSP += 4;
|
|
}
|
|
else
|
|
#endif
|
|
if (BX_CPU_THIS_PTR sregs[BX_SEG_REG_SS].cache.u.segment.d_b) { /* StackAddrSize = 32 */
|
|
value32 = stack_read_dword(ESP);
|
|
ESP += 4;
|
|
}
|
|
else { /* StackAddrSize = 16 */
|
|
value32 = stack_read_dword(SP);
|
|
SP += 4;
|
|
}
|
|
|
|
return value32;
|
|
}
|
|
|
|
/* pop 64 bit operand from the stack */
|
|
#if BX_SUPPORT_X86_64
|
|
BX_CPP_INLINE Bit64u BX_CPU_C::pop_64(void)
|
|
{
|
|
/* StackAddrSize = 64 */
|
|
Bit64u value64 = stack_read_qword(RSP);
|
|
RSP += 8;
|
|
return value64;
|
|
}
|
|
#endif // BX_SUPPORT_X86_64
|
|
|
|
#if BX_SUPPORT_CET
|
|
BX_CPP_INLINE void BX_CPP_AttrRegparmN(1) BX_CPU_C::shadow_stack_push_32(Bit32u value32)
|
|
{
|
|
shadow_stack_write_dword(SSP-4, CPL, value32);
|
|
SSP -= 4;
|
|
}
|
|
|
|
BX_CPP_INLINE void BX_CPP_AttrRegparmN(1) BX_CPU_C::shadow_stack_push_64(Bit64u value64)
|
|
{
|
|
shadow_stack_write_qword(SSP-8, CPL, value64);
|
|
SSP -= 8;
|
|
}
|
|
|
|
BX_CPP_INLINE Bit32u BX_CPU_C::shadow_stack_pop_32(void)
|
|
{
|
|
Bit32u value32 = shadow_stack_read_dword(SSP, CPL);
|
|
SSP += 4;
|
|
return value32;
|
|
}
|
|
|
|
BX_CPP_INLINE Bit64u BX_CPU_C::shadow_stack_pop_64(void)
|
|
{
|
|
Bit64u value64 = shadow_stack_read_qword(SSP, CPL);
|
|
SSP += 8;
|
|
return value64;
|
|
}
|
|
|
|
#endif // BX_SUPPORT_X86_64
|
|
|
|
#endif
|