748 lines
18 KiB
C++
Executable File
748 lines
18 KiB
C++
Executable File
/////////////////////////////////////////////////////////////////////////
|
|
// $Id: fpu_load_store.cc,v 1.35 2009-05-21 14:33:06 sshwarts Exp $
|
|
/////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Copyright (c) 2003 Stanislav Shwartsman
|
|
// Written by Stanislav Shwartsman [sshwarts at sourceforge net]
|
|
//
|
|
// This library is free software; you can redistribute it and/or
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
// License as published by the Free Software Foundation; either
|
|
// version 2 of the License, or (at your option) any later version.
|
|
//
|
|
// This library is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
// Lesser General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
// License along with this library; if not, write to the Free Software
|
|
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
//
|
|
/////////////////////////////////////////////////////////////////////////
|
|
|
|
#define NEED_CPU_REG_SHORTCUTS 1
|
|
#include "bochs.h"
|
|
#include "cpu/cpu.h"
|
|
#define LOG_THIS BX_CPU_THIS_PTR
|
|
|
|
#if BX_SUPPORT_FPU
|
|
|
|
extern float_status_t FPU_pre_exception_handling(Bit16u control_word);
|
|
|
|
#include "softfloatx80.h"
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FLD_STi(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
if (! IS_TAG_EMPTY(-1))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_stack_overflow();
|
|
return;
|
|
}
|
|
|
|
floatx80 sti_reg = floatx80_default_nan;
|
|
|
|
if (IS_TAG_EMPTY(i->rm()))
|
|
{
|
|
FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else {
|
|
sti_reg = BX_READ_FPU_REG(i->rm());
|
|
}
|
|
|
|
BX_CPU_THIS_PTR the_i387.FPU_push();
|
|
BX_WRITE_FPU_REG(sti_reg, 0);
|
|
#else
|
|
BX_INFO(("FLD_STi: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FLD_SINGLE_REAL(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
float32 load_reg = read_virtual_dword(i->seg(), RMAddr(i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
if (! IS_TAG_EMPTY(-1)) {
|
|
BX_CPU_THIS_PTR FPU_stack_overflow();
|
|
return;
|
|
}
|
|
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
// convert to floatx80 format
|
|
floatx80 result = float32_to_floatx80(load_reg, status);
|
|
|
|
unsigned unmasked = BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags);
|
|
if (! (unmasked & FPU_CW_Invalid)) {
|
|
BX_CPU_THIS_PTR the_i387.FPU_push();
|
|
BX_WRITE_FPU_REG(result, 0);
|
|
}
|
|
#else
|
|
BX_INFO(("FLD_SINGLE_REAL: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FLD_DOUBLE_REAL(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
float64 load_reg = read_virtual_qword(i->seg(), RMAddr(i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
if (! IS_TAG_EMPTY(-1)) {
|
|
BX_CPU_THIS_PTR FPU_stack_overflow();
|
|
return;
|
|
}
|
|
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
// convert to floatx80 format
|
|
floatx80 result = float64_to_floatx80(load_reg, status);
|
|
|
|
unsigned unmasked = BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags);
|
|
if (! (unmasked & FPU_CW_Invalid)) {
|
|
BX_CPU_THIS_PTR the_i387.FPU_push();
|
|
BX_WRITE_FPU_REG(result, 0);
|
|
}
|
|
#else
|
|
BX_INFO(("FLD_DOUBLE_REAL: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FLD_EXTENDED_REAL(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
floatx80 result;
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
result.fraction = read_virtual_qword(i->seg(), RMAddr(i));
|
|
result.exp = read_virtual_word (i->seg(), RMAddr(i)+8);
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
if (! IS_TAG_EMPTY(-1)) {
|
|
BX_CPU_THIS_PTR FPU_stack_overflow();
|
|
}
|
|
else {
|
|
BX_CPU_THIS_PTR the_i387.FPU_push();
|
|
BX_WRITE_FPU_REG(result, 0);
|
|
}
|
|
#else
|
|
BX_INFO(("FLD_EXTENDED_REAL: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
/* DF /0 */
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FILD_WORD_INTEGER(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
Bit16s load_reg = (Bit16s) read_virtual_word(i->seg(), RMAddr(i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
if (! IS_TAG_EMPTY(-1)) {
|
|
BX_CPU_THIS_PTR FPU_stack_overflow();
|
|
}
|
|
else {
|
|
floatx80 result = int32_to_floatx80((Bit32s) load_reg);
|
|
BX_CPU_THIS_PTR the_i387.FPU_push();
|
|
BX_WRITE_FPU_REG(result, 0);
|
|
}
|
|
#else
|
|
BX_INFO(("FILD_WORD_INTEGER: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
/* DB /0 */
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FILD_DWORD_INTEGER(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
Bit32s load_reg = (Bit32s) read_virtual_dword(i->seg(), RMAddr(i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
if (! IS_TAG_EMPTY(-1)) {
|
|
BX_CPU_THIS_PTR FPU_stack_overflow();
|
|
}
|
|
else {
|
|
floatx80 result = int32_to_floatx80(load_reg);
|
|
BX_CPU_THIS_PTR the_i387.FPU_push();
|
|
BX_WRITE_FPU_REG(result, 0);
|
|
}
|
|
#else
|
|
BX_INFO(("FILD_DWORD_INTEGER: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
/* DF /5 */
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FILD_QWORD_INTEGER(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
Bit64s load_reg = (Bit64s) read_virtual_qword(i->seg(), RMAddr(i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
if (! IS_TAG_EMPTY(-1)) {
|
|
BX_CPU_THIS_PTR FPU_stack_overflow();
|
|
}
|
|
else {
|
|
floatx80 result = int64_to_floatx80(load_reg);
|
|
BX_CPU_THIS_PTR the_i387.FPU_push();
|
|
BX_WRITE_FPU_REG(result, 0);
|
|
}
|
|
#else
|
|
BX_INFO(("FILD_QWORD_INTEGER: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
/* DF /4 */
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FBLD_PACKED_BCD(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
Bit16u hi2 = read_virtual_word (i->seg(), RMAddr(i) + 8);
|
|
Bit64u lo8 = read_virtual_qword(i->seg(), RMAddr(i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
if (! IS_TAG_EMPTY(-1))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_stack_overflow();
|
|
return;
|
|
}
|
|
|
|
// convert packed BCD to 64-bit integer
|
|
Bit64s scale = 1;
|
|
Bit64s val64 = 0;
|
|
|
|
for (int n = 0; n < 16; n++)
|
|
{
|
|
val64 += (lo8 & 0x0f) * scale;
|
|
lo8 >>= 4;
|
|
scale *= 10;
|
|
}
|
|
|
|
val64 += (hi2 & 0x0f) * scale;
|
|
val64 += ((hi2>>4) & 0x0f) * scale * 10;
|
|
|
|
floatx80 result = int64_to_floatx80(val64);
|
|
if (hi2 & 0x8000) // set negative
|
|
floatx80_chs(result);
|
|
|
|
BX_CPU_THIS_PTR the_i387.FPU_push();
|
|
BX_WRITE_FPU_REG(result, 0);
|
|
#else
|
|
BX_INFO(("FBLD_PACKED_BCD: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FST_STi(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
int pop_stack = i->nnn() & 1;
|
|
// handle special case of FSTP opcode @ 0xDF 0xD0..D7
|
|
if (i->b1() == 0xdf)
|
|
pop_stack = 1;
|
|
|
|
clear_C1();
|
|
|
|
if (IS_TAG_EMPTY(0)) {
|
|
BX_CPU_THIS_PTR FPU_stack_underflow(i->rm(), pop_stack);
|
|
}
|
|
else {
|
|
floatx80 st0_reg = BX_READ_FPU_REG(0);
|
|
|
|
BX_WRITE_FPU_REG(st0_reg, i->rm());
|
|
if (pop_stack)
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
}
|
|
#else
|
|
BX_INFO(("FST(P)_STi: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FST_SINGLE_REAL(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
float32 save_reg = float32_default_nan; /* The masked response */
|
|
|
|
int pop_stack = i->nnn() & 1;
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
save_reg = floatx80_to_float32(BX_READ_FPU_REG(0), status);
|
|
|
|
if (BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags, 1))
|
|
return;
|
|
}
|
|
|
|
write_virtual_dword(i->seg(), RMAddr(i), save_reg);
|
|
|
|
if (pop_stack)
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FST(P)_SINGLE_REAL: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FST_DOUBLE_REAL(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
float64 save_reg = float64_default_nan; /* The masked response */
|
|
|
|
int pop_stack = i->nnn() & 1;
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
save_reg = floatx80_to_float64(BX_READ_FPU_REG(0), status);
|
|
|
|
if (BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags, 1))
|
|
return;
|
|
}
|
|
|
|
write_virtual_qword(i->seg(), RMAddr(i), save_reg);
|
|
|
|
if (pop_stack)
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FST(P)_DOUBLE_REAL: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
/* DB /7 */
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FSTP_EXTENDED_REAL(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
clear_C1();
|
|
|
|
floatx80 save_reg = floatx80_default_nan; /* The masked response */
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
save_reg = BX_READ_FPU_REG(0);
|
|
}
|
|
|
|
write_virtual_qword(i->seg(), RMAddr(i), save_reg.fraction);
|
|
write_virtual_word (i->seg(), RMAddr(i) + 8, save_reg.exp);
|
|
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FSTP_EXTENDED_REAL: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FIST_WORD_INTEGER(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
Bit16s save_reg = int16_indefinite;
|
|
|
|
int pop_stack = i->nnn() & 1;
|
|
|
|
clear_C1();
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
save_reg = floatx80_to_int16(BX_READ_FPU_REG(0), status);
|
|
|
|
if (BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags, 1))
|
|
return;
|
|
}
|
|
|
|
write_virtual_word(i->seg(), RMAddr(i), (Bit16u)(save_reg));
|
|
|
|
if (pop_stack)
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FIST(P)_WORD_INTEGER: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FIST_DWORD_INTEGER(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
Bit32s save_reg = int32_indefinite; /* The masked response */
|
|
|
|
int pop_stack = i->nnn() & 1;
|
|
|
|
clear_C1();
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
save_reg = floatx80_to_int32(BX_READ_FPU_REG(0), status);
|
|
|
|
if (BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags, 1))
|
|
return;
|
|
}
|
|
|
|
write_virtual_dword(i->seg(), RMAddr(i), (Bit32u)(save_reg));
|
|
|
|
if (pop_stack)
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FIST(P)_DWORD_INTEGER: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FISTP_QWORD_INTEGER(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
Bit64s save_reg = int64_indefinite; /* The masked response */
|
|
|
|
clear_C1();
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
save_reg = floatx80_to_int64(BX_READ_FPU_REG(0), status);
|
|
|
|
if (BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags, 1))
|
|
return;
|
|
}
|
|
|
|
write_virtual_qword(i->seg(), RMAddr(i), (Bit64u)(save_reg));
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FISTP_QWORD_INTEGER: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FBSTP_PACKED_BCD(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_FPU
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
/*
|
|
* The packed BCD integer indefinite encoding (FFFFC000000000000000H)
|
|
* is stored in response to a masked floating-point invalid-operation
|
|
* exception.
|
|
*/
|
|
Bit16u save_reg_hi = 0xFFFF;
|
|
Bit64u save_reg_lo = BX_CONST64(0xC000000000000000);
|
|
|
|
clear_C1();
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
floatx80 reg = BX_READ_FPU_REG(0);
|
|
|
|
Bit64s save_val = floatx80_to_int64(reg, status);
|
|
|
|
int sign = (reg.exp & 0x8000) != 0;
|
|
if (sign)
|
|
save_val = -save_val;
|
|
|
|
if (save_val > BX_CONST64(999999999999999999)) {
|
|
status.float_exception_flags = float_flag_invalid; // throw away other flags
|
|
}
|
|
|
|
if (! (status.float_exception_flags & float_flag_invalid))
|
|
{
|
|
save_reg_hi = (sign) ? 0x8000 : 0;
|
|
save_reg_lo = 0;
|
|
|
|
for (int i=0; i<16; i++) {
|
|
save_reg_lo += ((Bit64u)(save_val % 10)) << (4*i);
|
|
save_val /= 10;
|
|
}
|
|
|
|
save_reg_hi += (Bit16u)(save_val % 10);
|
|
save_val /= 10;
|
|
save_reg_hi += (Bit16u)(save_val % 10) << 4;
|
|
}
|
|
|
|
/* check for fpu arithmetic exceptions */
|
|
if (BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags, 1))
|
|
return;
|
|
}
|
|
|
|
// write packed bcd to memory
|
|
write_virtual_qword(i->seg(), RMAddr(i), save_reg_lo);
|
|
write_virtual_word (i->seg(), RMAddr(i) + 8, save_reg_hi);
|
|
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FBSTP_PACKED_BCD: required FPU, configure --enable-fpu"));
|
|
#endif
|
|
}
|
|
|
|
/* DF /1 */
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FISTTP16(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_SSE >= 3
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
Bit16s save_reg = int16_indefinite; /* The masked response */
|
|
|
|
clear_C1();
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
save_reg = floatx80_to_int16_round_to_zero(BX_READ_FPU_REG(0), status);
|
|
|
|
if (BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags, 1))
|
|
return;
|
|
}
|
|
|
|
write_virtual_word(i->seg(), RMAddr(i), (Bit16u)(save_reg));
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FISTTP16: required SSE3, use --enable-sse option"));
|
|
exception(BX_UD_EXCEPTION, 0, 0);
|
|
#endif
|
|
}
|
|
|
|
/* DB /1 */
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FISTTP32(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_SSE >= 3
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
Bit32s save_reg = int32_indefinite; /* The masked response */
|
|
|
|
clear_C1();
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
save_reg = floatx80_to_int32_round_to_zero(BX_READ_FPU_REG(0), status);
|
|
|
|
if (BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags, 1))
|
|
return;
|
|
}
|
|
|
|
write_virtual_dword(i->seg(), RMAddr(i), (Bit32u)(save_reg));
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FISTTP32: required SSE3, use --enable-sse option"));
|
|
exception(BX_UD_EXCEPTION, 0, 0);
|
|
#endif
|
|
}
|
|
|
|
/* DD /1 */
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::FISTTP64(bxInstruction_c *i)
|
|
{
|
|
#if BX_SUPPORT_SSE >= 3
|
|
BX_CPU_THIS_PTR prepareFPU(i);
|
|
|
|
RMAddr(i) = BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
BX_CPU_THIS_PTR FPU_update_last_instruction(i);
|
|
|
|
Bit64s save_reg = int64_indefinite; /* The masked response */
|
|
|
|
clear_C1();
|
|
|
|
if (IS_TAG_EMPTY(0))
|
|
{
|
|
BX_CPU_THIS_PTR FPU_exception(FPU_EX_Stack_Underflow);
|
|
|
|
if (! BX_CPU_THIS_PTR the_i387.is_IA_masked())
|
|
return;
|
|
}
|
|
else
|
|
{
|
|
float_status_t status =
|
|
FPU_pre_exception_handling(BX_CPU_THIS_PTR the_i387.get_control_word());
|
|
|
|
save_reg = floatx80_to_int64_round_to_zero(BX_READ_FPU_REG(0), status);
|
|
|
|
if (BX_CPU_THIS_PTR FPU_exception(status.float_exception_flags, 1))
|
|
return;
|
|
}
|
|
|
|
write_virtual_qword(i->seg(), RMAddr(i), (Bit64u)(save_reg));
|
|
BX_CPU_THIS_PTR the_i387.FPU_pop();
|
|
#else
|
|
BX_INFO(("FISTTP64: required SSE3, use --enable-sse option"));
|
|
exception(BX_UD_EXCEPTION, 0, 0);
|
|
#endif
|
|
}
|
|
|
|
#endif
|