mirrors/Bochs
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Bochs/bochs/cpu
History
Stanislav Shwartsman 7153228d48 fixed compilation without bochs debugger
2021-01-30 20:31:03 +00:00
..
avx
regen Makefile include dependencies for CPU and internal debugger
2021-01-30 20:17:15 +00:00
cpudb
remove bochs-memory.h from bochs.h and include it only where required
2021-01-30 20:13:34 +00:00
decoder
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
fpu
regen Makefile include dependencies for CPU and internal debugger
2021-01-30 20:17:15 +00:00
3dnow.cc
…
access2.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
access.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
access.h
…
aes.cc
…
apic.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
apic.h
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
arith8.cc
…
arith16.cc
…
arith32.cc
…
arith64.cc
…
bcd.cc
…
bit16.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
bit32.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
bit64.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
bit.cc
…
bmi32.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
bmi64.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
call_far.cc
…
cet.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
cpu.cc
remove bochs-memory.h from bochs.h and include it only where required
2021-01-30 20:13:34 +00:00
cpu.h
remove pc_system.h from bochs.h and include it only where required
2021-01-30 18:29:28 +00:00
cpuid.cc
remove siminterface.h from bochs.h and include it only where required
2021-01-30 19:40:18 +00:00
cpuid.h
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
cpustats.h
…
crc32.cc
…
crregs.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
crregs.h
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
ctrl_xfer16.cc
…
ctrl_xfer32.cc
…
ctrl_xfer64.cc
…
ctrl_xfer_pro.cc
…
data_xfer8.cc
…
data_xfer16.cc
…
data_xfer32.cc
…
data_xfer64.cc
…
debugstuff.cc
fixed compilation without bochs debugger
2021-01-30 20:31:03 +00:00
descriptor.h
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
event.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
exception.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
faststring.cc
remove pc_system.h from bochs.h and include it only where required
2021-01-30 18:29:28 +00:00
flag_ctrl_pro.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
flag_ctrl.cc
…
fpu_emu.cc
…
generic_cpuid.cc
remove siminterface.h from bochs.h and include it only where required
2021-01-30 19:40:18 +00:00
generic_cpuid.h
…
gf2.cc
…
i387.h
…
icache.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
icache.h
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
init.cc
remove siminterface.h from bochs.h and include it only where required
2021-01-30 19:40:18 +00:00
io.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
iret.cc
…
jmp_far.cc
…
lazy_flags.h
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
load.cc
Fixed buffer overflow in LOAD_Wdq method when MXCSR.MM=1 -> thanks new gcc10 warning
2020-10-03 09:37:06 +00:00
logical8.cc
…
logical16.cc
…
logical32.cc
…
logical64.cc
…
Makefile.in
regen Makefile include dependencies for CPU and internal debugger
2021-01-30 20:17:15 +00:00
mmx.cc
fixed behavior of MMX PSRAW/PSRAD instructions when shift count is zero - still has to invalidate x87 tags for dest register
2020-12-15 20:05:54 +00:00
msr.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
msr.h
Protection Keys: Implemented Supervisor-Mode Protection Keys (PKS)
2020-05-29 12:35:30 +00:00
mult8.cc
…
mult16.cc
…
mult32.cc
…
mult64.cc
extract Bit128 arithmetic to separate wide_int.cc/wide_int.h compiled independently of long mode emulation
2020-05-19 16:01:23 +00:00
mwait.cc
remove siminterface.h from bochs.h and include it only where required
2021-01-30 19:40:18 +00:00
paging.cc
remove bochs-memory.h from bochs.h and include it only where required
2021-01-30 20:13:34 +00:00
proc_ctrl.cc
remove gui.h from bochs.h and include it only where required
2021-01-30 18:47:25 +00:00
protect_ctrl.cc
…
rdrand.cc
…
ret_far.cc
…
scalar_arith.h
…
segment_ctrl_pro.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
segment_ctrl.cc
…
sha.cc
…
shift8.cc
…
shift16.cc
…
shift32.cc
…
shift64.cc
…
simd_compare.h
…
simd_int.h
…
simd_pfp.h
…
smm.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
smm.h
…
soft_int.cc
…
sse_move.cc
…
sse_pfp.cc
…
sse_rcp.cc
…
sse_string.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
sse.cc
…
stack16.cc
…
stack32.cc
…
stack64.cc
…
stack.cc
…
stack.h
…
string.cc
remove pc_system.h from bochs.h and include it only where required
2021-01-30 18:29:28 +00:00
svm.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
svm.h
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
tasking.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
tlb.h
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
todo
…
vapic.cc
remove bochs-memory.h from bochs.h and include it only where required
2021-01-30 20:13:34 +00:00
vm8086.cc
…
vmcs.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
vmexit.cc
remove pc_system.h from bochs.h and include it only where required
2021-01-30 18:29:28 +00:00
vmfunc.cc
…
vmx.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
vmx.h
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00
wide_int.cc
extract Bit128 arithmetic to separate wide_int.cc/wide_int.h compiled independently of long mode emulation
2020-05-19 16:01:23 +00:00
wide_int.h
extract Bit128 arithmetic to separate wide_int.cc/wide_int.h compiled independently of long mode emulation
2020-05-19 16:01:23 +00:00
xmm.h
implemented AVX encoded VNNI instructions published in recent SDM - not tested yet
2020-10-03 09:23:28 +00:00
xsave.cc
! CPUID: Added TigerLake CPU definition (features CET and CLWB support)
2021-01-30 08:35:35 +00:00