466 lines
9.0 KiB
C++
466 lines
9.0 KiB
C++
/////////////////////////////////////////////////////////////////////////
|
|
// $Id: logical16.cc,v 1.19 2004-02-15 17:57:44 cbothamy Exp $
|
|
/////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Copyright (C) 2001 MandrakeSoft S.A.
|
|
//
|
|
// MandrakeSoft S.A.
|
|
// 43, rue d'Aboukir
|
|
// 75002 Paris - France
|
|
// http://www.linux-mandrake.com/
|
|
// http://www.mandrakesoft.com/
|
|
//
|
|
// This library is free software; you can redistribute it and/or
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
// License as published by the Free Software Foundation; either
|
|
// version 2 of the License, or (at your option) any later version.
|
|
//
|
|
// This library is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
// Lesser General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
// License along with this library; if not, write to the Free Software
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define NEED_CPU_REG_SHORTCUTS 1
|
|
#include "bochs.h"
|
|
#define LOG_THIS BX_CPU_THIS_PTR
|
|
|
|
|
|
|
|
|
|
void
|
|
BX_CPU_C::XOR_EwGw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
op2_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
|
|
#if defined(BX_HostAsm_Xor16)
|
|
Bit32u flags32;
|
|
|
|
asmXor16(result_16, op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
result_16 = op1_16 ^ op2_16;
|
|
#endif
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
#if defined(BX_HostAsm_Xor16)
|
|
Bit32u flags32;
|
|
|
|
asmXor16(result_16, op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
result_16 = op1_16 ^ op2_16;
|
|
#endif
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
#if !defined(BX_HostAsm_Xor16)
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_XOR16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::XOR_GwEw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, result_16;
|
|
unsigned nnn = i->nnn();
|
|
|
|
op1_16 = BX_READ_16BIT_REG(nnn);
|
|
|
|
if (i->modC0()) {
|
|
op2_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
read_virtual_word(i->seg(), RMAddr(i), &op2_16);
|
|
}
|
|
|
|
result_16 = op1_16 ^ op2_16;
|
|
|
|
BX_WRITE_16BIT_REG(nnn, result_16);
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_XOR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::XOR_AXIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, sum_16;
|
|
|
|
op1_16 = AX;
|
|
op2_16 = i->Iw();
|
|
|
|
sum_16 = op1_16 ^ op2_16;
|
|
|
|
AX = sum_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, sum_16, BX_INSTR_XOR16);
|
|
}
|
|
|
|
void
|
|
BX_CPU_C::XOR_EwIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
result_16 = op1_16 ^ op2_16;
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
result_16 = op1_16 ^ op2_16;
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_XOR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_EwIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
result_16 = op1_16 | op2_16;
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
result_16 = op1_16 | op2_16;
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_OR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::NOT_Ew(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, result_16;
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
result_16 = ~op1_16;
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
result_16 = ~op1_16;
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_EwGw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
op2_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
result_16 = op1_16 | op2_16;
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
result_16 = op1_16 | op2_16;
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_OR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_GwEw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, result_16;
|
|
|
|
op1_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
if (i->modC0()) {
|
|
op2_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
read_virtual_word(i->seg(), RMAddr(i), &op2_16);
|
|
}
|
|
|
|
#if defined(BX_HostAsm_Or16)
|
|
Bit32u flags32;
|
|
|
|
asmOr16(result_16, op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
result_16 = op1_16 | op2_16;
|
|
#endif
|
|
|
|
BX_WRITE_16BIT_REG(i->nnn(), result_16);
|
|
|
|
#if !defined(BX_HostAsm_Or16)
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_OR16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_AXIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, sum_16;
|
|
|
|
op1_16 = AX;
|
|
op2_16 = i->Iw();
|
|
|
|
sum_16 = op1_16 | op2_16;
|
|
|
|
AX = sum_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, sum_16, BX_INSTR_OR16);
|
|
}
|
|
|
|
|
|
|
|
void
|
|
BX_CPU_C::AND_EwGw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
op2_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
|
|
#if defined(BX_HostAsm_And16)
|
|
Bit32u flags32;
|
|
|
|
asmAnd16(result_16, op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
result_16 = op1_16 & op2_16;
|
|
#endif
|
|
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
|
|
#if defined(BX_HostAsm_And16)
|
|
Bit32u flags32;
|
|
|
|
asmAnd16(result_16, op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
result_16 = op1_16 & op2_16;
|
|
#endif
|
|
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
#if !defined(BX_HostAsm_And16)
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_AND16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::AND_GwEw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, result_16;
|
|
|
|
op1_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
if (i->modC0()) {
|
|
op2_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
read_virtual_word(i->seg(), RMAddr(i), &op2_16);
|
|
}
|
|
|
|
#if defined(BX_HostAsm_And16)
|
|
Bit32u flags32;
|
|
|
|
asmAnd16(result_16, op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
result_16 = op1_16 & op2_16;
|
|
#endif
|
|
|
|
BX_WRITE_16BIT_REG(i->nnn(), result_16);
|
|
|
|
#if !defined(BX_HostAsm_And16)
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_AND16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::AND_AXIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, result_16;
|
|
|
|
op1_16 = AX;
|
|
op2_16 = i->Iw();
|
|
|
|
#if defined(BX_HostAsm_And16)
|
|
Bit32u flags32;
|
|
|
|
asmAnd16(result_16, op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
result_16 = op1_16 & op2_16;
|
|
#endif
|
|
|
|
AX = result_16;
|
|
|
|
#if !defined(BX_HostAsm_And16)
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_AND16);
|
|
#endif
|
|
}
|
|
|
|
void
|
|
BX_CPU_C::AND_EwIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
|
|
#if defined(BX_HostAsm_And16)
|
|
Bit32u flags32;
|
|
|
|
asmAnd16(result_16, op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
result_16 = op1_16 & op2_16;
|
|
#endif
|
|
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
|
|
#if defined(BX_HostAsm_And16)
|
|
Bit32u flags32;
|
|
|
|
asmAnd16(result_16, op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
result_16 = op1_16 & op2_16;
|
|
#endif
|
|
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
#if !defined(BX_HostAsm_And16)
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_AND16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::TEST_EwGw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16;
|
|
|
|
op2_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
read_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
#if defined(BX_HostAsm_Test16)
|
|
Bit32u flags32;
|
|
|
|
asmTest16(op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
Bit16u result_16;
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_TEST16);
|
|
#endif
|
|
}
|
|
|
|
|
|
|
|
void
|
|
BX_CPU_C::TEST_AXIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16;
|
|
|
|
op1_16 = AX;
|
|
op2_16 = i->Iw();
|
|
|
|
#if defined(BX_HostAsm_Test16)
|
|
Bit32u flags32;
|
|
|
|
asmTest16(op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
Bit16u result_16;
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_TEST16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::TEST_EwIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16;
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
read_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
#if defined(BX_HostAsm_Test16)
|
|
Bit32u flags32;
|
|
|
|
asmTest16(op1_16, op2_16, flags32);
|
|
setEFlagsOSZAPC(flags32);
|
|
#else
|
|
Bit16u result_16;
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_TEST16);
|
|
#endif
|
|
}
|