91fd4b3745
user can turn on/off use of native host specific inline asm statements. By default, this option is enabled, so you only need it to disable inline asms in your compile for now. Currently only on x86+GCC environments, will inline asm() statements be used. Eventually, other platforms could specify some asm()s; probably for endian issues such as byte-swapping and unaligned memory accesses. On x86, there are some inline asm()s which do the arithmetic EFLAGS processing so that the lazy flags handling is somewhat bypassed. Eventually, I'll add more, at least for the more common instructions. This adds a little extra performance.
545 lines
12 KiB
C++
545 lines
12 KiB
C++
/////////////////////////////////////////////////////////////////////////
|
|
// $Id: logical16.cc,v 1.11 2002-09-23 17:59:17 kevinlawton Exp $
|
|
/////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Copyright (C) 2001 MandrakeSoft S.A.
|
|
//
|
|
// MandrakeSoft S.A.
|
|
// 43, rue d'Aboukir
|
|
// 75002 Paris - France
|
|
// http://www.linux-mandrake.com/
|
|
// http://www.mandrakesoft.com/
|
|
//
|
|
// This library is free software; you can redistribute it and/or
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
// License as published by the Free Software Foundation; either
|
|
// version 2 of the License, or (at your option) any later version.
|
|
//
|
|
// This library is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
// Lesser General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
// License along with this library; if not, write to the Free Software
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define NEED_CPU_REG_SHORTCUTS 1
|
|
#include "bochs.h"
|
|
#define LOG_THIS BX_CPU_THIS_PTR
|
|
|
|
|
|
|
|
|
|
void
|
|
BX_CPU_C::XOR_EwGw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
|
|
/* op2_16 is a register, op2_addr is an index of a register */
|
|
op2_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
/* op1_16 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
result_16 = op1_16 ^ op2_16;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_XOR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::XOR_GwEw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, result_16;
|
|
|
|
op1_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
/* op2_16 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op2_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_virtual_word(i->seg(), RMAddr(i), &op2_16);
|
|
}
|
|
|
|
result_16 = op1_16 ^ op2_16;
|
|
|
|
/* now write result back to destination */
|
|
BX_WRITE_16BIT_REG(i->nnn(), result_16);
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_XOR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::XOR_AXIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, sum_16;
|
|
|
|
op1_16 = AX;
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
sum_16 = op1_16 ^ op2_16;
|
|
|
|
/* now write sum back to destination */
|
|
AX = sum_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, sum_16, BX_INSTR_XOR16);
|
|
}
|
|
|
|
void
|
|
BX_CPU_C::XOR_EwIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
/* op1_16 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
result_16 = op1_16 ^ op2_16;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_XOR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_EwIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
/* op1_16 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
result_16 = op1_16 | op2_16;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_OR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::NOT_Ew(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, result_16;
|
|
|
|
/* op1 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
result_16 = ~op1_16;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_EwGw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
|
|
/* op2_16 is a register, op2_addr is an index of a register */
|
|
op2_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
/* op1_16 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
result_16 = op1_16 | op2_16;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_OR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_GwEw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, result_16;
|
|
|
|
|
|
op1_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
/* op2_16 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op2_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_virtual_word(i->seg(), RMAddr(i), &op2_16);
|
|
}
|
|
|
|
result_16 = op1_16 | op2_16;
|
|
|
|
/* now write result back to destination */
|
|
BX_WRITE_16BIT_REG(i->nnn(), result_16);
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_OR16);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_AXIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, sum_16;
|
|
|
|
op1_16 = AX;
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
sum_16 = op1_16 | op2_16;
|
|
|
|
/* now write sum back to destination */
|
|
AX = sum_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, sum_16, BX_INSTR_OR16);
|
|
}
|
|
|
|
|
|
|
|
void
|
|
BX_CPU_C::AND_EwGw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
op2_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
if (i->modC0()) {
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
Bit32u flags32;
|
|
asm (
|
|
"andw %3, %1\n\t"
|
|
"pushfl \n\t"
|
|
"popl %0"
|
|
: "=g" (flags32), "=r" (result_16)
|
|
: "1" (op1_16), "g" (op2_16)
|
|
: "cc"
|
|
);
|
|
BX_CPU_THIS_PTR eflags.val32 =
|
|
(BX_CPU_THIS_PTR eflags.val32 & ~EFlagsOSZAPCMask) |
|
|
(flags32 & EFlagsOSZAPCMask);
|
|
BX_CPU_THIS_PTR lf_flags_status = 0;
|
|
#else
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_AND16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::AND_GwEw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, result_16;
|
|
|
|
op1_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
if (i->modC0()) {
|
|
op2_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
read_virtual_word(i->seg(), RMAddr(i), &op2_16);
|
|
}
|
|
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
BX_WRITE_16BIT_REG(i->nnn(), result_16);
|
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
Bit32u flags32;
|
|
asm (
|
|
"andw %3, %1\n\t"
|
|
"pushfl \n\t"
|
|
"popl %0"
|
|
: "=g" (flags32), "=r" (result_16)
|
|
: "1" (op1_16), "g" (op2_16)
|
|
: "cc"
|
|
);
|
|
BX_CPU_THIS_PTR eflags.val32 =
|
|
(BX_CPU_THIS_PTR eflags.val32 & ~EFlagsOSZAPCMask) |
|
|
(flags32 & EFlagsOSZAPCMask);
|
|
BX_CPU_THIS_PTR lf_flags_status = 0;
|
|
#else
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_AND16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::AND_AXIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op1_16, op2_16, result_16;
|
|
|
|
op1_16 = AX;
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
AX = result_16;
|
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
Bit32u flags32;
|
|
asm (
|
|
"andw %3, %1\n\t"
|
|
"pushfl \n\t"
|
|
"popl %0"
|
|
: "=g" (flags32), "=r" (result_16)
|
|
: "1" (op1_16), "g" (op2_16)
|
|
: "cc"
|
|
);
|
|
BX_CPU_THIS_PTR eflags.val32 =
|
|
(BX_CPU_THIS_PTR eflags.val32 & ~EFlagsOSZAPCMask) |
|
|
(flags32 & EFlagsOSZAPCMask);
|
|
BX_CPU_THIS_PTR lf_flags_status = 0;
|
|
#else
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_AND16);
|
|
#endif
|
|
}
|
|
|
|
void
|
|
BX_CPU_C::AND_EwIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16, result_16;
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
read_RMW_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
if (i->modC0()) {
|
|
BX_WRITE_16BIT_REG(i->rm(), result_16);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_word(result_16);
|
|
}
|
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
Bit32u flags32;
|
|
asm (
|
|
"andw %3, %1\n\t"
|
|
"pushfl \n\t"
|
|
"popl %0"
|
|
: "=g" (flags32), "=r" (result_16)
|
|
: "1" (op1_16), "g" (op2_16)
|
|
: "cc"
|
|
);
|
|
BX_CPU_THIS_PTR eflags.val32 =
|
|
(BX_CPU_THIS_PTR eflags.val32 & ~EFlagsOSZAPCMask) |
|
|
(flags32 & EFlagsOSZAPCMask);
|
|
BX_CPU_THIS_PTR lf_flags_status = 0;
|
|
#else
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_AND16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::TEST_EwGw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16;
|
|
|
|
/* op2_16 is a register, op2_addr is an index of a register */
|
|
op2_16 = BX_READ_16BIT_REG(i->nnn());
|
|
|
|
/* op1_16 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
Bit32u flags32;
|
|
asm (
|
|
"testw %2, %1\n\t"
|
|
"pushfl \n\t"
|
|
"popl %0"
|
|
: "=g" (flags32)
|
|
: "r" (op1_16), "g" (op2_16)
|
|
: "cc"
|
|
);
|
|
BX_CPU_THIS_PTR eflags.val32 =
|
|
(BX_CPU_THIS_PTR eflags.val32 & ~EFlagsOSZAPCMask) |
|
|
(flags32 & EFlagsOSZAPCMask);
|
|
BX_CPU_THIS_PTR lf_flags_status = 0;
|
|
#else
|
|
Bit16u result_16;
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_TEST16);
|
|
#endif
|
|
}
|
|
|
|
|
|
|
|
void
|
|
BX_CPU_C::TEST_AXIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16;
|
|
|
|
op1_16 = AX;
|
|
|
|
/* op2_16 is imm16 */
|
|
op2_16 = i->Iw();
|
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
Bit32u flags32;
|
|
asm (
|
|
"testw %2, %1\n\t"
|
|
"pushfl \n\t"
|
|
"popl %0"
|
|
: "=g" (flags32)
|
|
: "r" (op1_16), "g" (op2_16)
|
|
: "cc"
|
|
);
|
|
BX_CPU_THIS_PTR eflags.val32 =
|
|
(BX_CPU_THIS_PTR eflags.val32 & ~EFlagsOSZAPCMask) |
|
|
(flags32 & EFlagsOSZAPCMask);
|
|
BX_CPU_THIS_PTR lf_flags_status = 0;
|
|
#else
|
|
Bit16u result_16;
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_TEST16);
|
|
#endif
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::TEST_EwIw(bxInstruction_c *i)
|
|
{
|
|
Bit16u op2_16, op1_16;
|
|
|
|
op2_16 = i->Iw();
|
|
|
|
/* op1_16 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
}
|
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
Bit32u flags32;
|
|
asm (
|
|
"testw %2, %1\n\t"
|
|
"pushfl \n\t"
|
|
"popl %0"
|
|
: "=g" (flags32)
|
|
: "r" (op1_16), "g" (op2_16)
|
|
: "cc"
|
|
);
|
|
BX_CPU_THIS_PTR eflags.val32 =
|
|
(BX_CPU_THIS_PTR eflags.val32 & ~EFlagsOSZAPCMask) |
|
|
(flags32 & EFlagsOSZAPCMask);
|
|
BX_CPU_THIS_PTR lf_flags_status = 0;
|
|
#else
|
|
Bit16u result_16;
|
|
result_16 = op1_16 & op2_16;
|
|
|
|
SET_FLAGS_OSZAPC_16(op1_16, op2_16, result_16, BX_INSTR_TEST16);
|
|
#endif
|
|
}
|