1538 lines
84 KiB
C
1538 lines
84 KiB
C
/////////////////////////////////////////////////////////////////////////
|
|
// $Id: ia_opcodes.h,v 1.7 2008-05-30 20:35:08 sshwarts Exp $
|
|
/////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Copyright (c) 2008 Stanislav Shwartsman
|
|
// Written by Stanislav Shwartsman [sshwarts at sourceforge net]
|
|
//
|
|
// This library is free software; you can redistribute it and/or
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
// License as published by the Free Software Foundation; either
|
|
// version 2 of the License, or (at your option) any later version.
|
|
//
|
|
// This library is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
// Lesser General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
// License along with this library; if not, write to the Free Software
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
//
|
|
/////////////////////////////////////////////////////////////////////////
|
|
|
|
bx_define_opcode(BX_IA_AAA, BX_CPU_C::AAA)
|
|
bx_define_opcode(BX_IA_AAD, BX_CPU_C::AAD)
|
|
bx_define_opcode(BX_IA_AAM, BX_CPU_C::AAM)
|
|
bx_define_opcode(BX_IA_AAS, BX_CPU_C::AAS)
|
|
bx_define_opcode(BX_IA_DAA, BX_CPU_C::DAA)
|
|
bx_define_opcode(BX_IA_DAS, BX_CPU_C::DAS)
|
|
bx_define_opcode(BX_IA_ADC_ALIb, BX_CPU_C::ADC_ALIb)
|
|
bx_define_opcode(BX_IA_ADC_AXIw, BX_CPU_C::ADC_AXIw)
|
|
bx_define_opcode(BX_IA_ADC_EAXId, BX_CPU_C::ADC_EAXId)
|
|
bx_define_opcode(BX_IA_ADC_EbGbM, BX_CPU_C::ADC_EbGbM)
|
|
bx_define_opcode(BX_IA_ADC_EbGbR, BX_CPU_C::ADC_EbGbR)
|
|
bx_define_opcode(BX_IA_ADC_EbIbM, BX_CPU_C::ADC_EbIbM)
|
|
bx_define_opcode(BX_IA_ADC_EbIbR, BX_CPU_C::ADC_EbIbR)
|
|
bx_define_opcode(BX_IA_ADC_EdGdM, BX_CPU_C::ADC_EdGdM)
|
|
bx_define_opcode(BX_IA_ADC_EdGdR, BX_CPU_C::ADC_EdGdR)
|
|
bx_define_opcode(BX_IA_ADC_EdIdM, BX_CPU_C::ADC_EdIdM)
|
|
bx_define_opcode(BX_IA_ADC_EdIdR, BX_CPU_C::ADC_EdIdR)
|
|
bx_define_opcode(BX_IA_ADC_EwGwM, BX_CPU_C::ADC_EwGwM)
|
|
bx_define_opcode(BX_IA_ADC_EwGwR, BX_CPU_C::ADC_EwGwR)
|
|
bx_define_opcode(BX_IA_ADC_EwIwM, BX_CPU_C::ADC_EwIwM)
|
|
bx_define_opcode(BX_IA_ADC_EwIwR, BX_CPU_C::ADC_EwIwR)
|
|
bx_define_opcode(BX_IA_ADC_GbEbM, BX_CPU_C::ADC_GbEbM)
|
|
bx_define_opcode(BX_IA_ADC_GbEbR, BX_CPU_C::ADC_GbEbR)
|
|
bx_define_opcode(BX_IA_ADC_GdEdM, BX_CPU_C::ADC_GdEdM)
|
|
bx_define_opcode(BX_IA_ADC_GdEdR, BX_CPU_C::ADC_GdEdR)
|
|
bx_define_opcode(BX_IA_ADC_GwEwM, BX_CPU_C::ADC_GwEwM)
|
|
bx_define_opcode(BX_IA_ADC_GwEwR, BX_CPU_C::ADC_GwEwR)
|
|
bx_define_opcode(BX_IA_ADD_ALIb, BX_CPU_C::ADD_ALIb)
|
|
bx_define_opcode(BX_IA_ADD_AXIw, BX_CPU_C::ADD_AXIw)
|
|
bx_define_opcode(BX_IA_ADD_EAXId, BX_CPU_C::ADD_EAXId)
|
|
bx_define_opcode(BX_IA_ADD_EbGbM, BX_CPU_C::ADD_EbGbM)
|
|
bx_define_opcode(BX_IA_ADD_EbGbR, BX_CPU_C::ADD_EbGbR)
|
|
bx_define_opcode(BX_IA_ADD_EbIbM, BX_CPU_C::ADD_EbIbM)
|
|
bx_define_opcode(BX_IA_ADD_EbIbR, BX_CPU_C::ADD_EbIbR)
|
|
bx_define_opcode(BX_IA_ADD_EdGdM, BX_CPU_C::ADD_EdGdM)
|
|
bx_define_opcode(BX_IA_ADD_EdGdR, BX_CPU_C::ADD_EdGdR)
|
|
bx_define_opcode(BX_IA_ADD_EdIdM, BX_CPU_C::ADD_EdIdM)
|
|
bx_define_opcode(BX_IA_ADD_EdIdR, BX_CPU_C::ADD_EdIdR)
|
|
bx_define_opcode(BX_IA_ADD_EwGwM, BX_CPU_C::ADD_EwGwM)
|
|
bx_define_opcode(BX_IA_ADD_EwGwR, BX_CPU_C::ADD_EwGwR)
|
|
bx_define_opcode(BX_IA_ADD_EwIwM, BX_CPU_C::ADD_EwIwM)
|
|
bx_define_opcode(BX_IA_ADD_EwIwR, BX_CPU_C::ADD_EwIwR)
|
|
bx_define_opcode(BX_IA_ADD_GbEbM, BX_CPU_C::ADD_GbEbM)
|
|
bx_define_opcode(BX_IA_ADD_GbEbR, BX_CPU_C::ADD_GbEbR)
|
|
bx_define_opcode(BX_IA_ADD_GdEdM, BX_CPU_C::ADD_GdEdM)
|
|
bx_define_opcode(BX_IA_ADD_GdEdR, BX_CPU_C::ADD_GdEdR)
|
|
bx_define_opcode(BX_IA_ADD_GwEwM, BX_CPU_C::ADD_GwEwM)
|
|
bx_define_opcode(BX_IA_ADD_GwEwR, BX_CPU_C::ADD_GwEwR)
|
|
bx_define_opcode(BX_IA_AND_ALIb, BX_CPU_C::AND_ALIb)
|
|
bx_define_opcode(BX_IA_AND_AXIw, BX_CPU_C::AND_AXIw)
|
|
bx_define_opcode(BX_IA_AND_EAXId, BX_CPU_C::AND_EAXId)
|
|
bx_define_opcode(BX_IA_AND_EbGbM, BX_CPU_C::AND_EbGbM)
|
|
bx_define_opcode(BX_IA_AND_EbGbR, BX_CPU_C::AND_EbGbR)
|
|
bx_define_opcode(BX_IA_AND_EbIbM, BX_CPU_C::AND_EbIbM)
|
|
bx_define_opcode(BX_IA_AND_EbIbR, BX_CPU_C::AND_EbIbR)
|
|
bx_define_opcode(BX_IA_AND_EdGdM, BX_CPU_C::AND_EdGdM)
|
|
bx_define_opcode(BX_IA_AND_EdGdR, BX_CPU_C::AND_EdGdR)
|
|
bx_define_opcode(BX_IA_AND_EdIdM, BX_CPU_C::AND_EdIdM)
|
|
bx_define_opcode(BX_IA_AND_EdIdR, BX_CPU_C::AND_EdIdR)
|
|
bx_define_opcode(BX_IA_AND_EwGwM, BX_CPU_C::AND_EwGwM)
|
|
bx_define_opcode(BX_IA_AND_EwGwR, BX_CPU_C::AND_EwGwR)
|
|
bx_define_opcode(BX_IA_AND_EwIwM, BX_CPU_C::AND_EwIwM)
|
|
bx_define_opcode(BX_IA_AND_EwIwR, BX_CPU_C::AND_EwIwR)
|
|
bx_define_opcode(BX_IA_AND_GbEbM, BX_CPU_C::AND_GbEbM)
|
|
bx_define_opcode(BX_IA_AND_GbEbR, BX_CPU_C::AND_GbEbR)
|
|
bx_define_opcode(BX_IA_AND_GdEdM, BX_CPU_C::AND_GdEdM)
|
|
bx_define_opcode(BX_IA_AND_GdEdR, BX_CPU_C::AND_GdEdR)
|
|
bx_define_opcode(BX_IA_AND_GwEwM, BX_CPU_C::AND_GwEwM)
|
|
bx_define_opcode(BX_IA_AND_GwEwR, BX_CPU_C::AND_GwEwR)
|
|
bx_define_opcode(BX_IA_ARPL_EwGw, BX_CPU_C::ARPL_EwGw)
|
|
bx_define_opcode(BX_IA_BOUND_GdMa, BX_CPU_C::BOUND_GdMa)
|
|
bx_define_opcode(BX_IA_BOUND_GwMa, BX_CPU_C::BOUND_GwMa)
|
|
bx_define_opcode(BX_IA_BSF_GdEd, BX_CPU_C::BSF_GdEd)
|
|
bx_define_opcode(BX_IA_BSF_GwEw, BX_CPU_C::BSF_GwEw)
|
|
bx_define_opcode(BX_IA_BSR_GdEd, BX_CPU_C::BSR_GdEd)
|
|
bx_define_opcode(BX_IA_BSR_GwEw, BX_CPU_C::BSR_GwEw)
|
|
bx_define_opcode(BX_IA_BSWAP_ERX, BX_CPU_C::BSWAP_ERX)
|
|
bx_define_opcode(BX_IA_BT_EdGdM, BX_CPU_C::BT_EdGdM)
|
|
bx_define_opcode(BX_IA_BT_EdGdR, BX_CPU_C::BT_EdGdR)
|
|
bx_define_opcode(BX_IA_BT_EdIbM, BX_CPU_C::BT_EdIbM)
|
|
bx_define_opcode(BX_IA_BT_EdIbR, BX_CPU_C::BT_EdIbR)
|
|
bx_define_opcode(BX_IA_BT_EwGwM, BX_CPU_C::BT_EwGwM)
|
|
bx_define_opcode(BX_IA_BT_EwGwR, BX_CPU_C::BT_EwGwR)
|
|
bx_define_opcode(BX_IA_BT_EwIbM, BX_CPU_C::BT_EwIbM)
|
|
bx_define_opcode(BX_IA_BT_EwIbR, BX_CPU_C::BT_EwIbR)
|
|
bx_define_opcode(BX_IA_BTC_EdGdM, BX_CPU_C::BTC_EdGdM)
|
|
bx_define_opcode(BX_IA_BTC_EdGdR, BX_CPU_C::BTC_EdGdR)
|
|
bx_define_opcode(BX_IA_BTC_EdIbM, BX_CPU_C::BTC_EdIbM)
|
|
bx_define_opcode(BX_IA_BTC_EdIbR, BX_CPU_C::BTC_EdIbR)
|
|
bx_define_opcode(BX_IA_BTC_EwGwM, BX_CPU_C::BTC_EwGwM)
|
|
bx_define_opcode(BX_IA_BTC_EwGwR, BX_CPU_C::BTC_EwGwR)
|
|
bx_define_opcode(BX_IA_BTC_EwIbM, BX_CPU_C::BTC_EwIbM)
|
|
bx_define_opcode(BX_IA_BTC_EwIbR, BX_CPU_C::BTC_EwIbR)
|
|
bx_define_opcode(BX_IA_BTR_EdGdM, BX_CPU_C::BTR_EdGdM)
|
|
bx_define_opcode(BX_IA_BTR_EdGdR, BX_CPU_C::BTR_EdGdR)
|
|
bx_define_opcode(BX_IA_BTR_EdIbM, BX_CPU_C::BTR_EdIbM)
|
|
bx_define_opcode(BX_IA_BTR_EdIbR, BX_CPU_C::BTR_EdIbR)
|
|
bx_define_opcode(BX_IA_BTR_EwGwM, BX_CPU_C::BTR_EwGwM)
|
|
bx_define_opcode(BX_IA_BTR_EwGwR, BX_CPU_C::BTR_EwGwR)
|
|
bx_define_opcode(BX_IA_BTR_EwIbM, BX_CPU_C::BTR_EwIbM)
|
|
bx_define_opcode(BX_IA_BTR_EwIbR, BX_CPU_C::BTR_EwIbR)
|
|
bx_define_opcode(BX_IA_BTS_EdGdM, BX_CPU_C::BTS_EdGdM)
|
|
bx_define_opcode(BX_IA_BTS_EdGdR, BX_CPU_C::BTS_EdGdR)
|
|
bx_define_opcode(BX_IA_BTS_EdIbM, BX_CPU_C::BTS_EdIbM)
|
|
bx_define_opcode(BX_IA_BTS_EdIbR, BX_CPU_C::BTS_EdIbR)
|
|
bx_define_opcode(BX_IA_BTS_EwGwM, BX_CPU_C::BTS_EwGwM)
|
|
bx_define_opcode(BX_IA_BTS_EwGwR, BX_CPU_C::BTS_EwGwR)
|
|
bx_define_opcode(BX_IA_BTS_EwIbM, BX_CPU_C::BTS_EwIbM)
|
|
bx_define_opcode(BX_IA_BTS_EwIbR, BX_CPU_C::BTS_EwIbR)
|
|
bx_define_opcode(BX_IA_ERROR, BX_CPU_C::BxError)
|
|
bx_define_opcode(BX_IA_CALL_EdM, BX_CPU_C::CALL_EdM)
|
|
bx_define_opcode(BX_IA_CALL_EdR, BX_CPU_C::CALL_EdR)
|
|
bx_define_opcode(BX_IA_CALL_EwM, BX_CPU_C::CALL_EwM)
|
|
bx_define_opcode(BX_IA_CALL_EwR, BX_CPU_C::CALL_EwR)
|
|
bx_define_opcode(BX_IA_CALL_Jd, BX_CPU_C::CALL_Jd)
|
|
bx_define_opcode(BX_IA_CALL_Jw, BX_CPU_C::CALL_Jw)
|
|
bx_define_opcode(BX_IA_CALL16_Ap, BX_CPU_C::CALL16_Ap)
|
|
bx_define_opcode(BX_IA_CALL16_Ep, BX_CPU_C::CALL16_Ep)
|
|
bx_define_opcode(BX_IA_CALL32_Ap, BX_CPU_C::CALL32_Ap)
|
|
bx_define_opcode(BX_IA_CALL32_Ep, BX_CPU_C::CALL32_Ep)
|
|
bx_define_opcode(BX_IA_CBW, BX_CPU_C::CBW)
|
|
bx_define_opcode(BX_IA_CDQ, BX_CPU_C::CDQ)
|
|
bx_define_opcode(BX_IA_CLC, BX_CPU_C::CLC)
|
|
bx_define_opcode(BX_IA_CLD, BX_CPU_C::CLD)
|
|
bx_define_opcode(BX_IA_CLFLUSH, BX_CPU_C::CLFLUSH)
|
|
bx_define_opcode(BX_IA_CLI, BX_CPU_C::CLI)
|
|
bx_define_opcode(BX_IA_CLTS, BX_CPU_C::CLTS)
|
|
bx_define_opcode(BX_IA_CMC, BX_CPU_C::CMC)
|
|
bx_define_opcode(BX_IA_CMOVB_GdEdM, BX_CPU_C::CMOVB_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVB_GdEdR, BX_CPU_C::CMOVB_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVB_GwEwM, BX_CPU_C::CMOVB_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVB_GwEwR, BX_CPU_C::CMOVB_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVBE_GdEdM, BX_CPU_C::CMOVBE_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVBE_GdEdR, BX_CPU_C::CMOVBE_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVBE_GwEwM, BX_CPU_C::CMOVBE_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVBE_GwEwR, BX_CPU_C::CMOVBE_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVL_GdEdM, BX_CPU_C::CMOVL_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVL_GdEdR, BX_CPU_C::CMOVL_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVL_GwEwM, BX_CPU_C::CMOVL_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVL_GwEwR, BX_CPU_C::CMOVL_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVLE_GdEdM, BX_CPU_C::CMOVLE_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVLE_GdEdR, BX_CPU_C::CMOVLE_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVLE_GwEwM, BX_CPU_C::CMOVLE_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVLE_GwEwR, BX_CPU_C::CMOVLE_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVNB_GdEdM, BX_CPU_C::CMOVNB_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVNB_GdEdR, BX_CPU_C::CMOVNB_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVNB_GwEwM, BX_CPU_C::CMOVNB_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVNB_GwEwR, BX_CPU_C::CMOVNB_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVNBE_GdEdM, BX_CPU_C::CMOVNBE_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVNBE_GdEdR, BX_CPU_C::CMOVNBE_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVNBE_GwEwM, BX_CPU_C::CMOVNBE_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVNBE_GwEwR, BX_CPU_C::CMOVNBE_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVNL_GdEdM, BX_CPU_C::CMOVNL_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVNL_GdEdR, BX_CPU_C::CMOVNL_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVNL_GwEwM, BX_CPU_C::CMOVNL_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVNL_GwEwR, BX_CPU_C::CMOVNL_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVNLE_GdEdM, BX_CPU_C::CMOVNLE_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVNLE_GdEdR, BX_CPU_C::CMOVNLE_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVNLE_GwEwM, BX_CPU_C::CMOVNLE_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVNLE_GwEwR, BX_CPU_C::CMOVNLE_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVNO_GdEdM, BX_CPU_C::CMOVNO_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVNO_GdEdR, BX_CPU_C::CMOVNO_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVNO_GwEwM, BX_CPU_C::CMOVNO_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVNO_GwEwR, BX_CPU_C::CMOVNO_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVNP_GdEdM, BX_CPU_C::CMOVNP_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVNP_GdEdR, BX_CPU_C::CMOVNP_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVNP_GwEwM, BX_CPU_C::CMOVNP_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVNP_GwEwR, BX_CPU_C::CMOVNP_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVNS_GdEdM, BX_CPU_C::CMOVNS_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVNS_GdEdR, BX_CPU_C::CMOVNS_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVNS_GwEwM, BX_CPU_C::CMOVNS_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVNS_GwEwR, BX_CPU_C::CMOVNS_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVNZ_GdEdM, BX_CPU_C::CMOVNZ_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVNZ_GdEdR, BX_CPU_C::CMOVNZ_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVNZ_GwEwM, BX_CPU_C::CMOVNZ_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVNZ_GwEwR, BX_CPU_C::CMOVNZ_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVO_GdEdM, BX_CPU_C::CMOVO_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVO_GdEdR, BX_CPU_C::CMOVO_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVO_GwEwM, BX_CPU_C::CMOVO_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVO_GwEwR, BX_CPU_C::CMOVO_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVP_GdEdM, BX_CPU_C::CMOVP_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVP_GdEdR, BX_CPU_C::CMOVP_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVP_GwEwM, BX_CPU_C::CMOVP_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVP_GwEwR, BX_CPU_C::CMOVP_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVS_GdEdM, BX_CPU_C::CMOVS_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVS_GdEdR, BX_CPU_C::CMOVS_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVS_GwEwM, BX_CPU_C::CMOVS_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVS_GwEwR, BX_CPU_C::CMOVS_GwEwR)
|
|
bx_define_opcode(BX_IA_CMOVZ_GdEdM, BX_CPU_C::CMOVZ_GdEdM)
|
|
bx_define_opcode(BX_IA_CMOVZ_GdEdR, BX_CPU_C::CMOVZ_GdEdR)
|
|
bx_define_opcode(BX_IA_CMOVZ_GwEwM, BX_CPU_C::CMOVZ_GwEwM)
|
|
bx_define_opcode(BX_IA_CMOVZ_GwEwR, BX_CPU_C::CMOVZ_GwEwR)
|
|
bx_define_opcode(BX_IA_CMP_ALIb, BX_CPU_C::CMP_ALIb)
|
|
bx_define_opcode(BX_IA_CMP_AXIw, BX_CPU_C::CMP_AXIw)
|
|
bx_define_opcode(BX_IA_CMP_EAXId, BX_CPU_C::CMP_EAXId)
|
|
bx_define_opcode(BX_IA_CMP_EbGbM, BX_CPU_C::CMP_EbGbM)
|
|
bx_define_opcode(BX_IA_CMP_EbGbR, BX_CPU_C::CMP_EbGbR)
|
|
bx_define_opcode(BX_IA_CMP_EbIbM, BX_CPU_C::CMP_EbIbM)
|
|
bx_define_opcode(BX_IA_CMP_EbIbR, BX_CPU_C::CMP_EbIbR)
|
|
bx_define_opcode(BX_IA_CMP_EdGdM, BX_CPU_C::CMP_EdGdM)
|
|
bx_define_opcode(BX_IA_CMP_EdGdR, BX_CPU_C::CMP_EdGdR)
|
|
bx_define_opcode(BX_IA_CMP_EdIdM, BX_CPU_C::CMP_EdIdM)
|
|
bx_define_opcode(BX_IA_CMP_EdIdR, BX_CPU_C::CMP_EdIdR)
|
|
bx_define_opcode(BX_IA_CMP_EwGwM, BX_CPU_C::CMP_EwGwM)
|
|
bx_define_opcode(BX_IA_CMP_EwGwR, BX_CPU_C::CMP_EwGwR)
|
|
bx_define_opcode(BX_IA_CMP_EwIwM, BX_CPU_C::CMP_EwIwM)
|
|
bx_define_opcode(BX_IA_CMP_EwIwR, BX_CPU_C::CMP_EwIwR)
|
|
bx_define_opcode(BX_IA_CMP_GbEbM, BX_CPU_C::CMP_GbEbM)
|
|
bx_define_opcode(BX_IA_CMP_GbEbR, BX_CPU_C::CMP_GbEbR)
|
|
bx_define_opcode(BX_IA_CMP_GdEdM, BX_CPU_C::CMP_GdEdM)
|
|
bx_define_opcode(BX_IA_CMP_GdEdR, BX_CPU_C::CMP_GdEdR)
|
|
bx_define_opcode(BX_IA_CMP_GwEwM, BX_CPU_C::CMP_GwEwM)
|
|
bx_define_opcode(BX_IA_CMP_GwEwR, BX_CPU_C::CMP_GwEwR)
|
|
bx_define_opcode(BX_IA_CMPXCHG_EbGbM, BX_CPU_C::CMPXCHG_EbGbM)
|
|
bx_define_opcode(BX_IA_CMPXCHG_EbGbR, BX_CPU_C::CMPXCHG_EbGbR)
|
|
bx_define_opcode(BX_IA_CMPXCHG_EdGdM, BX_CPU_C::CMPXCHG_EdGdM)
|
|
bx_define_opcode(BX_IA_CMPXCHG_EdGdR, BX_CPU_C::CMPXCHG_EdGdR)
|
|
bx_define_opcode(BX_IA_CMPXCHG_EwGwM, BX_CPU_C::CMPXCHG_EwGwM)
|
|
bx_define_opcode(BX_IA_CMPXCHG_EwGwR, BX_CPU_C::CMPXCHG_EwGwR)
|
|
bx_define_opcode(BX_IA_CMPXCHG_IBTS, BX_CPU_C::CMPXCHG_IBTS)
|
|
bx_define_opcode(BX_IA_CMPXCHG_XBTS, BX_CPU_C::CMPXCHG_XBTS)
|
|
bx_define_opcode(BX_IA_CMPXCHG8B, BX_CPU_C::CMPXCHG8B)
|
|
bx_define_opcode(BX_IA_CPUID, BX_CPU_C::CPUID)
|
|
bx_define_opcode(BX_IA_CWD, BX_CPU_C::CWD)
|
|
bx_define_opcode(BX_IA_CWDE, BX_CPU_C::CWDE)
|
|
bx_define_opcode(BX_IA_DEC_EbM, BX_CPU_C::DEC_EbM)
|
|
bx_define_opcode(BX_IA_DEC_EbR, BX_CPU_C::DEC_EbR)
|
|
bx_define_opcode(BX_IA_DEC_EdR, BX_CPU_C::DEC_ERX)
|
|
bx_define_opcode(BX_IA_DEC_EdM, BX_CPU_C::DEC_EdM)
|
|
bx_define_opcode(BX_IA_DEC_ERX, BX_CPU_C::DEC_ERX)
|
|
bx_define_opcode(BX_IA_DEC_EwR, BX_CPU_C::DEC_RX)
|
|
bx_define_opcode(BX_IA_DEC_EwM, BX_CPU_C::DEC_EwM)
|
|
bx_define_opcode(BX_IA_DEC_RX, BX_CPU_C::DEC_RX)
|
|
bx_define_opcode(BX_IA_DIV_ALEb, BX_CPU_C::DIV_ALEb)
|
|
bx_define_opcode(BX_IA_DIV_AXEw, BX_CPU_C::DIV_AXEw)
|
|
bx_define_opcode(BX_IA_DIV_EAXEd, BX_CPU_C::DIV_EAXEd)
|
|
bx_define_opcode(BX_IA_ENTER16_IwIb, BX_CPU_C::ENTER16_IwIb)
|
|
bx_define_opcode(BX_IA_ENTER32_IwIb, BX_CPU_C::ENTER32_IwIb)
|
|
bx_define_opcode(BX_IA_HLT, BX_CPU_C::HLT)
|
|
bx_define_opcode(BX_IA_IDIV_ALEb, BX_CPU_C::IDIV_ALEb)
|
|
bx_define_opcode(BX_IA_IDIV_AXEw, BX_CPU_C::IDIV_AXEw)
|
|
bx_define_opcode(BX_IA_IDIV_EAXEd, BX_CPU_C::IDIV_EAXEd)
|
|
bx_define_opcode(BX_IA_IMUL_ALEb, BX_CPU_C::IMUL_ALEb)
|
|
bx_define_opcode(BX_IA_IMUL_AXEw, BX_CPU_C::IMUL_AXEw)
|
|
bx_define_opcode(BX_IA_IMUL_EAXEd, BX_CPU_C::IMUL_EAXEd)
|
|
bx_define_opcode(BX_IA_IMUL_GdEd, BX_CPU_C::IMUL_GdEd)
|
|
bx_define_opcode(BX_IA_IMUL_GdEdId, BX_CPU_C::IMUL_GdEdId)
|
|
bx_define_opcode(BX_IA_IMUL_GwEw, BX_CPU_C::IMUL_GwEw)
|
|
bx_define_opcode(BX_IA_IMUL_GwEwIw, BX_CPU_C::IMUL_GwEwIw)
|
|
bx_define_opcode(BX_IA_IN_ALDX, BX_CPU_C::IN_ALDX)
|
|
bx_define_opcode(BX_IA_IN_ALIb, BX_CPU_C::IN_ALIb)
|
|
bx_define_opcode(BX_IA_IN_AXDX, BX_CPU_C::IN_AXDX)
|
|
bx_define_opcode(BX_IA_IN_AXIb, BX_CPU_C::IN_AXIb)
|
|
bx_define_opcode(BX_IA_IN_EAXDX, BX_CPU_C::IN_EAXDX)
|
|
bx_define_opcode(BX_IA_IN_EAXIb, BX_CPU_C::IN_EAXIb)
|
|
bx_define_opcode(BX_IA_INC_EbM, BX_CPU_C::INC_EbM)
|
|
bx_define_opcode(BX_IA_INC_EbR, BX_CPU_C::INC_EbR)
|
|
bx_define_opcode(BX_IA_INC_EdR, BX_CPU_C::INC_ERX)
|
|
bx_define_opcode(BX_IA_INC_EdM, BX_CPU_C::INC_EdM)
|
|
bx_define_opcode(BX_IA_INC_ERX, BX_CPU_C::INC_ERX)
|
|
bx_define_opcode(BX_IA_INC_EwR, BX_CPU_C::INC_RX)
|
|
bx_define_opcode(BX_IA_INC_EwM, BX_CPU_C::INC_EwM)
|
|
bx_define_opcode(BX_IA_INC_RX, BX_CPU_C::INC_RX)
|
|
bx_define_opcode(BX_IA_INT_Ib, BX_CPU_C::INT_Ib)
|
|
bx_define_opcode(BX_IA_INT1, BX_CPU_C::INT1)
|
|
bx_define_opcode(BX_IA_INT3, BX_CPU_C::INT3)
|
|
bx_define_opcode(BX_IA_INTO, BX_CPU_C::INTO)
|
|
bx_define_opcode(BX_IA_INVD, BX_CPU_C::INVD)
|
|
bx_define_opcode(BX_IA_INVLPG, BX_CPU_C::INVLPG)
|
|
bx_define_opcode(BX_IA_IRET16, BX_CPU_C::IRET16)
|
|
bx_define_opcode(BX_IA_IRET32, BX_CPU_C::IRET32)
|
|
bx_define_opcode(BX_IA_JB_Jd, BX_CPU_C::JB_Jd)
|
|
bx_define_opcode(BX_IA_JB_Jw, BX_CPU_C::JB_Jw)
|
|
bx_define_opcode(BX_IA_JBE_Jd, BX_CPU_C::JBE_Jd)
|
|
bx_define_opcode(BX_IA_JBE_Jw, BX_CPU_C::JBE_Jw)
|
|
bx_define_opcode(BX_IA_JCXZ_Jb, BX_CPU_C::JCXZ_Jb)
|
|
bx_define_opcode(BX_IA_JL_Jd, BX_CPU_C::JL_Jd)
|
|
bx_define_opcode(BX_IA_JL_Jw, BX_CPU_C::JL_Jw)
|
|
bx_define_opcode(BX_IA_JLE_Jd, BX_CPU_C::JLE_Jd)
|
|
bx_define_opcode(BX_IA_JLE_Jw, BX_CPU_C::JLE_Jw)
|
|
bx_define_opcode(BX_IA_JMP_Ap, BX_CPU_C::JMP_Ap)
|
|
bx_define_opcode(BX_IA_JMP_EdM, BX_CPU_C::JMP_EdM)
|
|
bx_define_opcode(BX_IA_JMP_EdR, BX_CPU_C::JMP_EdR)
|
|
bx_define_opcode(BX_IA_JMP_EwM, BX_CPU_C::JMP_EwM)
|
|
bx_define_opcode(BX_IA_JMP_EwR, BX_CPU_C::JMP_EwR)
|
|
bx_define_opcode(BX_IA_JMP_Jd, BX_CPU_C::JMP_Jd)
|
|
bx_define_opcode(BX_IA_JMP_Jw, BX_CPU_C::JMP_Jw)
|
|
bx_define_opcode(BX_IA_JMP16_Ep, BX_CPU_C::JMP16_Ep)
|
|
bx_define_opcode(BX_IA_JMP32_Ep, BX_CPU_C::JMP32_Ep)
|
|
bx_define_opcode(BX_IA_JNB_Jd, BX_CPU_C::JNB_Jd)
|
|
bx_define_opcode(BX_IA_JNB_Jw, BX_CPU_C::JNB_Jw)
|
|
bx_define_opcode(BX_IA_JNBE_Jd, BX_CPU_C::JNBE_Jd)
|
|
bx_define_opcode(BX_IA_JNBE_Jw, BX_CPU_C::JNBE_Jw)
|
|
bx_define_opcode(BX_IA_JNL_Jd, BX_CPU_C::JNL_Jd)
|
|
bx_define_opcode(BX_IA_JNL_Jw, BX_CPU_C::JNL_Jw)
|
|
bx_define_opcode(BX_IA_JNLE_Jd, BX_CPU_C::JNLE_Jd)
|
|
bx_define_opcode(BX_IA_JNLE_Jw, BX_CPU_C::JNLE_Jw)
|
|
bx_define_opcode(BX_IA_JNO_Jd, BX_CPU_C::JNO_Jd)
|
|
bx_define_opcode(BX_IA_JNO_Jw, BX_CPU_C::JNO_Jw)
|
|
bx_define_opcode(BX_IA_JNP_Jd, BX_CPU_C::JNP_Jd)
|
|
bx_define_opcode(BX_IA_JNP_Jw, BX_CPU_C::JNP_Jw)
|
|
bx_define_opcode(BX_IA_JNS_Jd, BX_CPU_C::JNS_Jd)
|
|
bx_define_opcode(BX_IA_JNS_Jw, BX_CPU_C::JNS_Jw)
|
|
bx_define_opcode(BX_IA_JNZ_Jd, BX_CPU_C::JNZ_Jd)
|
|
bx_define_opcode(BX_IA_JNZ_Jw, BX_CPU_C::JNZ_Jw)
|
|
bx_define_opcode(BX_IA_JO_Jd, BX_CPU_C::JO_Jd)
|
|
bx_define_opcode(BX_IA_JO_Jw, BX_CPU_C::JO_Jw)
|
|
bx_define_opcode(BX_IA_JP_Jd, BX_CPU_C::JP_Jd)
|
|
bx_define_opcode(BX_IA_JP_Jw, BX_CPU_C::JP_Jw)
|
|
bx_define_opcode(BX_IA_JS_Jd, BX_CPU_C::JS_Jd)
|
|
bx_define_opcode(BX_IA_JS_Jw, BX_CPU_C::JS_Jw)
|
|
bx_define_opcode(BX_IA_JZ_Jd, BX_CPU_C::JZ_Jd)
|
|
bx_define_opcode(BX_IA_JZ_Jw, BX_CPU_C::JZ_Jw)
|
|
bx_define_opcode(BX_IA_LAHF, BX_CPU_C::LAHF)
|
|
bx_define_opcode(BX_IA_LAR_GvEw, BX_CPU_C::LAR_GvEw)
|
|
bx_define_opcode(BX_IA_LDS_GdMp, BX_CPU_C::LDS_GdMp)
|
|
bx_define_opcode(BX_IA_LDS_GwMp, BX_CPU_C::LDS_GwMp)
|
|
bx_define_opcode(BX_IA_LEA_GdM, BX_CPU_C::LEA_GdM)
|
|
bx_define_opcode(BX_IA_LEA_GwM, BX_CPU_C::LEA_GwM)
|
|
bx_define_opcode(BX_IA_LEAVE, BX_CPU_C::LEAVE)
|
|
bx_define_opcode(BX_IA_LES_GdMp, BX_CPU_C::LES_GdMp)
|
|
bx_define_opcode(BX_IA_LES_GwMp, BX_CPU_C::LES_GwMp)
|
|
bx_define_opcode(BX_IA_LFS_GdMp, BX_CPU_C::LFS_GdMp)
|
|
bx_define_opcode(BX_IA_LFS_GwMp, BX_CPU_C::LFS_GwMp)
|
|
bx_define_opcode(BX_IA_LGDT_Ms, BX_CPU_C::LGDT_Ms)
|
|
bx_define_opcode(BX_IA_LGS_GdMp, BX_CPU_C::LGS_GdMp)
|
|
bx_define_opcode(BX_IA_LGS_GwMp, BX_CPU_C::LGS_GwMp)
|
|
bx_define_opcode(BX_IA_LIDT_Ms, BX_CPU_C::LIDT_Ms)
|
|
bx_define_opcode(BX_IA_LLDT_Ew, BX_CPU_C::LLDT_Ew)
|
|
bx_define_opcode(BX_IA_LMSW_Ew, BX_CPU_C::LMSW_Ew)
|
|
bx_define_opcode(BX_IA_LOOP_Jb, BX_CPU_C::LOOP_Jb)
|
|
bx_define_opcode(BX_IA_LOOPE_Jb, BX_CPU_C::LOOPE_Jb)
|
|
bx_define_opcode(BX_IA_LOOPNE_Jb, BX_CPU_C::LOOPNE_Jb)
|
|
bx_define_opcode(BX_IA_LSL_GvEw, BX_CPU_C::LSL_GvEw)
|
|
bx_define_opcode(BX_IA_LSS_GdMp, BX_CPU_C::LSS_GdMp)
|
|
bx_define_opcode(BX_IA_LSS_GwMp, BX_CPU_C::LSS_GwMp)
|
|
bx_define_opcode(BX_IA_LTR_Ew, BX_CPU_C::LTR_Ew)
|
|
bx_define_opcode(BX_IA_MONITOR, BX_CPU_C::MONITOR)
|
|
bx_define_opcode(BX_IA_MWAIT, BX_CPU_C::MWAIT)
|
|
bx_define_opcode(BX_IA_MOV_ALOd, BX_CPU_C::MOV_ALOd)
|
|
bx_define_opcode(BX_IA_MOV_AXOd, BX_CPU_C::MOV_AXOd)
|
|
bx_define_opcode(BX_IA_MOV_CdRd, BX_CPU_C::MOV_CdRd)
|
|
bx_define_opcode(BX_IA_MOV_DdRd, BX_CPU_C::MOV_DdRd)
|
|
bx_define_opcode(BX_IA_MOV_EAXOd, BX_CPU_C::MOV_EAXOd)
|
|
bx_define_opcode(BX_IA_MOV_EbGbM, BX_CPU_C::MOV_EbGbM)
|
|
bx_define_opcode(BX_IA_MOV_EbGbR, BX_CPU_C::MOV_EbGbR)
|
|
bx_define_opcode(BX_IA_MOV_EbIbM, BX_CPU_C::MOV_EbIbM)
|
|
bx_define_opcode(BX_IA_MOV_EbIbR, BX_CPU_C::MOV_RLIb)
|
|
bx_define_opcode(BX_IA_MOV_EdGdM, BX_CPU_C::MOV_EdGdM)
|
|
bx_define_opcode(BX_IA_MOV_EdGdR, BX_CPU_C::MOV_EdGdR)
|
|
bx_define_opcode(BX_IA_MOV_EdIdM, BX_CPU_C::MOV_EdIdM)
|
|
bx_define_opcode(BX_IA_MOV_EdIdR, BX_CPU_C::MOV_ERXId)
|
|
bx_define_opcode(BX_IA_MOV_ERXId, BX_CPU_C::MOV_ERXId)
|
|
bx_define_opcode(BX_IA_MOV_EwGwM, BX_CPU_C::MOV_EwGwM)
|
|
bx_define_opcode(BX_IA_MOV_EwGwR, BX_CPU_C::MOV_EwGwR)
|
|
bx_define_opcode(BX_IA_MOV_EwIwM, BX_CPU_C::MOV_EwIwM)
|
|
bx_define_opcode(BX_IA_MOV_EwIwR, BX_CPU_C::MOV_RXIw)
|
|
bx_define_opcode(BX_IA_MOV_EwSwM, BX_CPU_C::MOV_EwSwM)
|
|
bx_define_opcode(BX_IA_MOV_EwSwR, BX_CPU_C::MOV_EwSwR)
|
|
bx_define_opcode(BX_IA_MOV_GbEbM, BX_CPU_C::MOV_GbEbM)
|
|
bx_define_opcode(BX_IA_MOV_GbEbR, BX_CPU_C::MOV_GbEbR)
|
|
bx_define_opcode(BX_IA_MOV_GdEdM, BX_CPU_C::MOV_GdEdM)
|
|
bx_define_opcode(BX_IA_MOV_GdEdR, BX_CPU_C::MOV_GdEdR)
|
|
bx_define_opcode(BX_IA_MOV_GwEwM, BX_CPU_C::MOV_GwEwM)
|
|
bx_define_opcode(BX_IA_MOV_GwEwR, BX_CPU_C::MOV_GwEwR)
|
|
bx_define_opcode(BX_IA_MOV_OdAL, BX_CPU_C::MOV_OdAL)
|
|
bx_define_opcode(BX_IA_MOV_OdAX, BX_CPU_C::MOV_OdAX)
|
|
bx_define_opcode(BX_IA_MOV_OdEAX, BX_CPU_C::MOV_OdEAX)
|
|
bx_define_opcode(BX_IA_MOV_RdCd, BX_CPU_C::MOV_RdCd)
|
|
bx_define_opcode(BX_IA_MOV_RdDd, BX_CPU_C::MOV_RdDd)
|
|
bx_define_opcode(BX_IA_MOV_RdTd, BX_CPU_C::MOV_RdTd)
|
|
bx_define_opcode(BX_IA_MOV_RHIb, BX_CPU_C::MOV_RHIb)
|
|
bx_define_opcode(BX_IA_MOV_RLIb, BX_CPU_C::MOV_RLIb)
|
|
bx_define_opcode(BX_IA_MOV_RXIw, BX_CPU_C::MOV_RXIw)
|
|
bx_define_opcode(BX_IA_MOV_SwEw, BX_CPU_C::MOV_SwEw)
|
|
bx_define_opcode(BX_IA_MOV_TdRd, BX_CPU_C::MOV_TdRd)
|
|
bx_define_opcode(BX_IA_MOVSX_GdEbM, BX_CPU_C::MOVSX_GdEbM)
|
|
bx_define_opcode(BX_IA_MOVSX_GdEbR, BX_CPU_C::MOVSX_GdEbR)
|
|
bx_define_opcode(BX_IA_MOVSX_GdEwM, BX_CPU_C::MOVSX_GdEwM)
|
|
bx_define_opcode(BX_IA_MOVSX_GdEwR, BX_CPU_C::MOVSX_GdEwR)
|
|
bx_define_opcode(BX_IA_MOVSX_GwEbM, BX_CPU_C::MOVSX_GwEbM)
|
|
bx_define_opcode(BX_IA_MOVSX_GwEbR, BX_CPU_C::MOVSX_GwEbR)
|
|
bx_define_opcode(BX_IA_MOVZX_GdEbM, BX_CPU_C::MOVZX_GdEbM)
|
|
bx_define_opcode(BX_IA_MOVZX_GdEbR, BX_CPU_C::MOVZX_GdEbR)
|
|
bx_define_opcode(BX_IA_MOVZX_GdEwM, BX_CPU_C::MOVZX_GdEwM)
|
|
bx_define_opcode(BX_IA_MOVZX_GdEwR, BX_CPU_C::MOVZX_GdEwR)
|
|
bx_define_opcode(BX_IA_MOVZX_GwEbM, BX_CPU_C::MOVZX_GwEbM)
|
|
bx_define_opcode(BX_IA_MOVZX_GwEbR, BX_CPU_C::MOVZX_GwEbR)
|
|
bx_define_opcode(BX_IA_MUL_ALEb, BX_CPU_C::MUL_ALEb)
|
|
bx_define_opcode(BX_IA_MUL_AXEw, BX_CPU_C::MUL_AXEw)
|
|
bx_define_opcode(BX_IA_MUL_EAXEd, BX_CPU_C::MUL_EAXEd)
|
|
bx_define_opcode(BX_IA_NEG_EbM, BX_CPU_C::NEG_EbM)
|
|
bx_define_opcode(BX_IA_NEG_EbR, BX_CPU_C::NEG_EbR)
|
|
bx_define_opcode(BX_IA_NEG_EdM, BX_CPU_C::NEG_EdM)
|
|
bx_define_opcode(BX_IA_NEG_EdR, BX_CPU_C::NEG_EdR)
|
|
bx_define_opcode(BX_IA_NEG_EwM, BX_CPU_C::NEG_EwM)
|
|
bx_define_opcode(BX_IA_NEG_EwR, BX_CPU_C::NEG_EwR)
|
|
bx_define_opcode(BX_IA_NOP, BX_CPU_C::NOP)
|
|
bx_define_opcode(BX_IA_NOT_EbM, BX_CPU_C::NOT_EbM)
|
|
bx_define_opcode(BX_IA_NOT_EbR, BX_CPU_C::NOT_EbR)
|
|
bx_define_opcode(BX_IA_NOT_EdM, BX_CPU_C::NOT_EdM)
|
|
bx_define_opcode(BX_IA_NOT_EdR, BX_CPU_C::NOT_EdR)
|
|
bx_define_opcode(BX_IA_NOT_EwM, BX_CPU_C::NOT_EwM)
|
|
bx_define_opcode(BX_IA_NOT_EwR, BX_CPU_C::NOT_EwR)
|
|
bx_define_opcode(BX_IA_OR_ALIb, BX_CPU_C::OR_ALIb)
|
|
bx_define_opcode(BX_IA_OR_AXIw, BX_CPU_C::OR_AXIw)
|
|
bx_define_opcode(BX_IA_OR_EAXId, BX_CPU_C::OR_EAXId)
|
|
bx_define_opcode(BX_IA_OR_EbGbM, BX_CPU_C::OR_EbGbM)
|
|
bx_define_opcode(BX_IA_OR_EbGbR, BX_CPU_C::OR_EbGbR)
|
|
bx_define_opcode(BX_IA_OR_EbIbM, BX_CPU_C::OR_EbIbM)
|
|
bx_define_opcode(BX_IA_OR_EbIbR, BX_CPU_C::OR_EbIbR)
|
|
bx_define_opcode(BX_IA_OR_EdGdM, BX_CPU_C::OR_EdGdM)
|
|
bx_define_opcode(BX_IA_OR_EdGdR, BX_CPU_C::OR_EdGdR)
|
|
bx_define_opcode(BX_IA_OR_EdIdM, BX_CPU_C::OR_EdIdM)
|
|
bx_define_opcode(BX_IA_OR_EdIdR, BX_CPU_C::OR_EdIdR)
|
|
bx_define_opcode(BX_IA_OR_EwGwM, BX_CPU_C::OR_EwGwM)
|
|
bx_define_opcode(BX_IA_OR_EwGwR, BX_CPU_C::OR_EwGwR)
|
|
bx_define_opcode(BX_IA_OR_EwIwM, BX_CPU_C::OR_EwIwM)
|
|
bx_define_opcode(BX_IA_OR_EwIwR, BX_CPU_C::OR_EwIwR)
|
|
bx_define_opcode(BX_IA_OR_GbEbM, BX_CPU_C::OR_GbEbM)
|
|
bx_define_opcode(BX_IA_OR_GbEbR, BX_CPU_C::OR_GbEbR)
|
|
bx_define_opcode(BX_IA_OR_GdEdM, BX_CPU_C::OR_GdEdM)
|
|
bx_define_opcode(BX_IA_OR_GdEdR, BX_CPU_C::OR_GdEdR)
|
|
bx_define_opcode(BX_IA_OR_GwEwM, BX_CPU_C::OR_GwEwM)
|
|
bx_define_opcode(BX_IA_OR_GwEwR, BX_CPU_C::OR_GwEwR)
|
|
bx_define_opcode(BX_IA_OUT_DXAL, BX_CPU_C::OUT_DXAL)
|
|
bx_define_opcode(BX_IA_OUT_DXAX, BX_CPU_C::OUT_DXAX)
|
|
bx_define_opcode(BX_IA_OUT_DXEAX, BX_CPU_C::OUT_DXEAX)
|
|
bx_define_opcode(BX_IA_OUT_IbAL, BX_CPU_C::OUT_IbAL)
|
|
bx_define_opcode(BX_IA_OUT_IbAX, BX_CPU_C::OUT_IbAX)
|
|
bx_define_opcode(BX_IA_OUT_IbEAX, BX_CPU_C::OUT_IbEAX)
|
|
bx_define_opcode(BX_IA_POP_EdM, BX_CPU_C::POP_EdM)
|
|
bx_define_opcode(BX_IA_POP_EdR, BX_CPU_C::POP_ERX)
|
|
bx_define_opcode(BX_IA_POP_ERX, BX_CPU_C::POP_ERX)
|
|
bx_define_opcode(BX_IA_POP_EwM, BX_CPU_C::POP_EwM)
|
|
bx_define_opcode(BX_IA_POP_EwR, BX_CPU_C::POP_RX)
|
|
bx_define_opcode(BX_IA_POP_RX, BX_CPU_C::POP_RX)
|
|
bx_define_opcode(BX_IA_POP16_DS, BX_CPU_C::POP16_DS)
|
|
bx_define_opcode(BX_IA_POP16_ES, BX_CPU_C::POP16_ES)
|
|
bx_define_opcode(BX_IA_POP16_FS, BX_CPU_C::POP16_FS)
|
|
bx_define_opcode(BX_IA_POP16_GS, BX_CPU_C::POP16_GS)
|
|
bx_define_opcode(BX_IA_POP16_SS, BX_CPU_C::POP16_SS)
|
|
bx_define_opcode(BX_IA_POP32_DS, BX_CPU_C::POP32_DS)
|
|
bx_define_opcode(BX_IA_POP32_ES, BX_CPU_C::POP32_ES)
|
|
bx_define_opcode(BX_IA_POP32_FS, BX_CPU_C::POP32_FS)
|
|
bx_define_opcode(BX_IA_POP32_GS, BX_CPU_C::POP32_GS)
|
|
bx_define_opcode(BX_IA_POP32_SS, BX_CPU_C::POP32_SS)
|
|
bx_define_opcode(BX_IA_POPAD16, BX_CPU_C::POPAD16)
|
|
bx_define_opcode(BX_IA_POPAD32, BX_CPU_C::POPAD32)
|
|
bx_define_opcode(BX_IA_POPCNT_GdEd, BX_CPU_C::POPCNT_GdEd)
|
|
bx_define_opcode(BX_IA_POPCNT_GwEw, BX_CPU_C::POPCNT_GwEw)
|
|
bx_define_opcode(BX_IA_POPF_Fd, BX_CPU_C::POPF_Fd)
|
|
bx_define_opcode(BX_IA_POPF_Fw, BX_CPU_C::POPF_Fw)
|
|
bx_define_opcode(BX_IA_PUSH_EdM, BX_CPU_C::PUSH_EdM)
|
|
bx_define_opcode(BX_IA_PUSH_EdR, BX_CPU_C::PUSH_ERX)
|
|
bx_define_opcode(BX_IA_PUSH_ERX, BX_CPU_C::PUSH_ERX)
|
|
bx_define_opcode(BX_IA_PUSH_EwM, BX_CPU_C::PUSH_EwM)
|
|
bx_define_opcode(BX_IA_PUSH_EwR, BX_CPU_C::PUSH_RX)
|
|
bx_define_opcode(BX_IA_PUSH_Id, BX_CPU_C::PUSH_Id)
|
|
bx_define_opcode(BX_IA_PUSH_Iw, BX_CPU_C::PUSH_Iw)
|
|
bx_define_opcode(BX_IA_PUSH_RX, BX_CPU_C::PUSH_RX)
|
|
bx_define_opcode(BX_IA_PUSH16_CS, BX_CPU_C::PUSH16_CS)
|
|
bx_define_opcode(BX_IA_PUSH16_DS, BX_CPU_C::PUSH16_DS)
|
|
bx_define_opcode(BX_IA_PUSH16_ES, BX_CPU_C::PUSH16_ES)
|
|
bx_define_opcode(BX_IA_PUSH16_FS, BX_CPU_C::PUSH16_FS)
|
|
bx_define_opcode(BX_IA_PUSH16_GS, BX_CPU_C::PUSH16_GS)
|
|
bx_define_opcode(BX_IA_PUSH16_SS, BX_CPU_C::PUSH16_SS)
|
|
bx_define_opcode(BX_IA_PUSH32_CS, BX_CPU_C::PUSH32_CS)
|
|
bx_define_opcode(BX_IA_PUSH32_DS, BX_CPU_C::PUSH32_DS)
|
|
bx_define_opcode(BX_IA_PUSH32_ES, BX_CPU_C::PUSH32_ES)
|
|
bx_define_opcode(BX_IA_PUSH32_FS, BX_CPU_C::PUSH32_FS)
|
|
bx_define_opcode(BX_IA_PUSH32_GS, BX_CPU_C::PUSH32_GS)
|
|
bx_define_opcode(BX_IA_PUSH32_SS, BX_CPU_C::PUSH32_SS)
|
|
bx_define_opcode(BX_IA_PUSHAD16, BX_CPU_C::PUSHAD16)
|
|
bx_define_opcode(BX_IA_PUSHAD32, BX_CPU_C::PUSHAD32)
|
|
bx_define_opcode(BX_IA_PUSHF_Fd, BX_CPU_C::PUSHF_Fd)
|
|
bx_define_opcode(BX_IA_PUSHF_Fw, BX_CPU_C::PUSHF_Fw)
|
|
bx_define_opcode(BX_IA_RCL_Eb, BX_CPU_C::RCL_Eb)
|
|
bx_define_opcode(BX_IA_RCL_Ew, BX_CPU_C::RCL_Ew)
|
|
bx_define_opcode(BX_IA_RCR_Eb, BX_CPU_C::RCR_Eb)
|
|
bx_define_opcode(BX_IA_RCR_Ew, BX_CPU_C::RCR_Ew)
|
|
bx_define_opcode(BX_IA_RDMSR, BX_CPU_C::RDMSR)
|
|
bx_define_opcode(BX_IA_RDPMC, BX_CPU_C::RDPMC)
|
|
bx_define_opcode(BX_IA_RDTSC, BX_CPU_C::RDTSC)
|
|
bx_define_opcode(BX_IA_REP_CMPSB_XbYb, BX_CPU_C::REP_CMPSB_XbYb)
|
|
bx_define_opcode(BX_IA_REP_CMPSD_XdYd, BX_CPU_C::REP_CMPSD_XdYd)
|
|
bx_define_opcode(BX_IA_REP_CMPSW_XwYw, BX_CPU_C::REP_CMPSW_XwYw)
|
|
bx_define_opcode(BX_IA_REP_INSB_YbDX, BX_CPU_C::REP_INSB_YbDX)
|
|
bx_define_opcode(BX_IA_REP_INSD_YdDX, BX_CPU_C::REP_INSD_YdDX)
|
|
bx_define_opcode(BX_IA_REP_INSW_YwDX, BX_CPU_C::REP_INSW_YwDX)
|
|
bx_define_opcode(BX_IA_REP_LODSB_ALXb, BX_CPU_C::REP_LODSB_ALXb)
|
|
bx_define_opcode(BX_IA_REP_LODSD_EAXXd, BX_CPU_C::REP_LODSD_EAXXd)
|
|
bx_define_opcode(BX_IA_REP_LODSW_AXXw, BX_CPU_C::REP_LODSW_AXXw)
|
|
bx_define_opcode(BX_IA_REP_MOVSB_XbYb, BX_CPU_C::REP_MOVSB_XbYb)
|
|
bx_define_opcode(BX_IA_REP_MOVSD_XdYd, BX_CPU_C::REP_MOVSD_XdYd)
|
|
bx_define_opcode(BX_IA_REP_MOVSW_XwYw, BX_CPU_C::REP_MOVSW_XwYw)
|
|
bx_define_opcode(BX_IA_REP_OUTSB_DXXb, BX_CPU_C::REP_OUTSB_DXXb)
|
|
bx_define_opcode(BX_IA_REP_OUTSD_DXXd, BX_CPU_C::REP_OUTSD_DXXd)
|
|
bx_define_opcode(BX_IA_REP_OUTSW_DXXw, BX_CPU_C::REP_OUTSW_DXXw)
|
|
bx_define_opcode(BX_IA_REP_SCASB_ALXb, BX_CPU_C::REP_SCASB_ALXb)
|
|
bx_define_opcode(BX_IA_REP_SCASD_EAXXd, BX_CPU_C::REP_SCASD_EAXXd)
|
|
bx_define_opcode(BX_IA_REP_SCASW_AXXw, BX_CPU_C::REP_SCASW_AXXw)
|
|
bx_define_opcode(BX_IA_REP_STOSB_YbAL, BX_CPU_C::REP_STOSB_YbAL)
|
|
bx_define_opcode(BX_IA_REP_STOSD_YdEAX, BX_CPU_C::REP_STOSD_YdEAX)
|
|
bx_define_opcode(BX_IA_REP_STOSW_YwAX, BX_CPU_C::REP_STOSW_YwAX)
|
|
bx_define_opcode(BX_IA_RETfar16, BX_CPU_C::RETfar16)
|
|
bx_define_opcode(BX_IA_RETfar16_Iw, BX_CPU_C::RETfar16_Iw)
|
|
bx_define_opcode(BX_IA_RETfar32, BX_CPU_C::RETfar32)
|
|
bx_define_opcode(BX_IA_RETfar32_Iw, BX_CPU_C::RETfar32_Iw)
|
|
bx_define_opcode(BX_IA_RETnear16, BX_CPU_C::RETnear16)
|
|
bx_define_opcode(BX_IA_RETnear16_Iw, BX_CPU_C::RETnear16_Iw)
|
|
bx_define_opcode(BX_IA_RETnear32, BX_CPU_C::RETnear32)
|
|
bx_define_opcode(BX_IA_RETnear32_Iw, BX_CPU_C::RETnear32_Iw)
|
|
bx_define_opcode(BX_IA_ROL_Eb, BX_CPU_C::ROL_Eb)
|
|
bx_define_opcode(BX_IA_ROL_Ew, BX_CPU_C::ROL_Ew)
|
|
bx_define_opcode(BX_IA_ROR_Eb, BX_CPU_C::ROR_Eb)
|
|
bx_define_opcode(BX_IA_ROR_Ew, BX_CPU_C::ROR_Ew)
|
|
bx_define_opcode(BX_IA_RCR_EdM, BX_CPU_C::RCR_EdM)
|
|
bx_define_opcode(BX_IA_RCL_EdM, BX_CPU_C::RCL_EdM)
|
|
bx_define_opcode(BX_IA_ROL_EdM, BX_CPU_C::ROL_EdM)
|
|
bx_define_opcode(BX_IA_ROR_EdM, BX_CPU_C::ROR_EdM)
|
|
bx_define_opcode(BX_IA_SAR_EdM, BX_CPU_C::SAR_EdM)
|
|
bx_define_opcode(BX_IA_SHL_EdM, BX_CPU_C::SHL_EdM)
|
|
bx_define_opcode(BX_IA_SHR_EdM, BX_CPU_C::SHR_EdM)
|
|
bx_define_opcode(BX_IA_RCR_EdR, BX_CPU_C::RCR_EdR)
|
|
bx_define_opcode(BX_IA_RCL_EdR, BX_CPU_C::RCL_EdR)
|
|
bx_define_opcode(BX_IA_ROL_EdR, BX_CPU_C::ROL_EdR)
|
|
bx_define_opcode(BX_IA_ROR_EdR, BX_CPU_C::ROR_EdR)
|
|
bx_define_opcode(BX_IA_SAR_EdR, BX_CPU_C::SAR_EdR)
|
|
bx_define_opcode(BX_IA_SHL_EdR, BX_CPU_C::SHL_EdR)
|
|
bx_define_opcode(BX_IA_SHR_EdR, BX_CPU_C::SHR_EdR)
|
|
bx_define_opcode(BX_IA_RSM, BX_CPU_C::RSM)
|
|
bx_define_opcode(BX_IA_SAHF, BX_CPU_C::SAHF)
|
|
bx_define_opcode(BX_IA_SALC, BX_CPU_C::SALC)
|
|
bx_define_opcode(BX_IA_SAR_Eb, BX_CPU_C::SAR_Eb)
|
|
bx_define_opcode(BX_IA_SAR_Ew, BX_CPU_C::SAR_Ew)
|
|
bx_define_opcode(BX_IA_SBB_ALIb, BX_CPU_C::SBB_ALIb)
|
|
bx_define_opcode(BX_IA_SBB_AXIw, BX_CPU_C::SBB_AXIw)
|
|
bx_define_opcode(BX_IA_SBB_EAXId, BX_CPU_C::SBB_EAXId)
|
|
bx_define_opcode(BX_IA_SBB_EbGbM, BX_CPU_C::SBB_EbGbM)
|
|
bx_define_opcode(BX_IA_SBB_EbGbR, BX_CPU_C::SBB_EbGbR)
|
|
bx_define_opcode(BX_IA_SBB_EbIbM, BX_CPU_C::SBB_EbIbM)
|
|
bx_define_opcode(BX_IA_SBB_EbIbR, BX_CPU_C::SBB_EbIbR)
|
|
bx_define_opcode(BX_IA_SBB_EdGdM, BX_CPU_C::SBB_EdGdM)
|
|
bx_define_opcode(BX_IA_SBB_EdGdR, BX_CPU_C::SBB_EdGdR)
|
|
bx_define_opcode(BX_IA_SBB_EdIdM, BX_CPU_C::SBB_EdIdM)
|
|
bx_define_opcode(BX_IA_SBB_EdIdR, BX_CPU_C::SBB_EdIdR)
|
|
bx_define_opcode(BX_IA_SBB_EwGwM, BX_CPU_C::SBB_EwGwM)
|
|
bx_define_opcode(BX_IA_SBB_EwGwR, BX_CPU_C::SBB_EwGwR)
|
|
bx_define_opcode(BX_IA_SBB_EwIwM, BX_CPU_C::SBB_EwIwM)
|
|
bx_define_opcode(BX_IA_SBB_EwIwR, BX_CPU_C::SBB_EwIwR)
|
|
bx_define_opcode(BX_IA_SBB_GbEbM, BX_CPU_C::SBB_GbEbM)
|
|
bx_define_opcode(BX_IA_SBB_GbEbR, BX_CPU_C::SBB_GbEbR)
|
|
bx_define_opcode(BX_IA_SBB_GdEdM, BX_CPU_C::SBB_GdEdM)
|
|
bx_define_opcode(BX_IA_SBB_GdEdR, BX_CPU_C::SBB_GdEdR)
|
|
bx_define_opcode(BX_IA_SBB_GwEwM, BX_CPU_C::SBB_GwEwM)
|
|
bx_define_opcode(BX_IA_SBB_GwEwR, BX_CPU_C::SBB_GwEwR)
|
|
bx_define_opcode(BX_IA_SETB_EbM, BX_CPU_C::SETB_EbM)
|
|
bx_define_opcode(BX_IA_SETB_EbR, BX_CPU_C::SETB_EbR)
|
|
bx_define_opcode(BX_IA_SETBE_EbM, BX_CPU_C::SETBE_EbM)
|
|
bx_define_opcode(BX_IA_SETBE_EbR, BX_CPU_C::SETBE_EbR)
|
|
bx_define_opcode(BX_IA_SETL_EbM, BX_CPU_C::SETL_EbM)
|
|
bx_define_opcode(BX_IA_SETL_EbR, BX_CPU_C::SETL_EbR)
|
|
bx_define_opcode(BX_IA_SETLE_EbM, BX_CPU_C::SETLE_EbM)
|
|
bx_define_opcode(BX_IA_SETLE_EbR, BX_CPU_C::SETLE_EbR)
|
|
bx_define_opcode(BX_IA_SETNB_EbM, BX_CPU_C::SETNB_EbM)
|
|
bx_define_opcode(BX_IA_SETNB_EbR, BX_CPU_C::SETNB_EbR)
|
|
bx_define_opcode(BX_IA_SETNBE_EbM, BX_CPU_C::SETNBE_EbM)
|
|
bx_define_opcode(BX_IA_SETNBE_EbR, BX_CPU_C::SETNBE_EbR)
|
|
bx_define_opcode(BX_IA_SETNL_EbM, BX_CPU_C::SETNL_EbM)
|
|
bx_define_opcode(BX_IA_SETNL_EbR, BX_CPU_C::SETNL_EbR)
|
|
bx_define_opcode(BX_IA_SETNLE_EbM, BX_CPU_C::SETNLE_EbM)
|
|
bx_define_opcode(BX_IA_SETNLE_EbR, BX_CPU_C::SETNLE_EbR)
|
|
bx_define_opcode(BX_IA_SETNO_EbM, BX_CPU_C::SETNO_EbM)
|
|
bx_define_opcode(BX_IA_SETNO_EbR, BX_CPU_C::SETNO_EbR)
|
|
bx_define_opcode(BX_IA_SETNP_EbM, BX_CPU_C::SETNP_EbM)
|
|
bx_define_opcode(BX_IA_SETNP_EbR, BX_CPU_C::SETNP_EbR)
|
|
bx_define_opcode(BX_IA_SETNS_EbM, BX_CPU_C::SETNS_EbM)
|
|
bx_define_opcode(BX_IA_SETNS_EbR, BX_CPU_C::SETNS_EbR)
|
|
bx_define_opcode(BX_IA_SETNZ_EbM, BX_CPU_C::SETNZ_EbM)
|
|
bx_define_opcode(BX_IA_SETNZ_EbR, BX_CPU_C::SETNZ_EbR)
|
|
bx_define_opcode(BX_IA_SETO_EbM, BX_CPU_C::SETO_EbM)
|
|
bx_define_opcode(BX_IA_SETO_EbR, BX_CPU_C::SETO_EbR)
|
|
bx_define_opcode(BX_IA_SETP_EbM, BX_CPU_C::SETP_EbM)
|
|
bx_define_opcode(BX_IA_SETP_EbR, BX_CPU_C::SETP_EbR)
|
|
bx_define_opcode(BX_IA_SETS_EbM, BX_CPU_C::SETS_EbM)
|
|
bx_define_opcode(BX_IA_SETS_EbR, BX_CPU_C::SETS_EbR)
|
|
bx_define_opcode(BX_IA_SETZ_EbM, BX_CPU_C::SETZ_EbM)
|
|
bx_define_opcode(BX_IA_SETZ_EbR, BX_CPU_C::SETZ_EbR)
|
|
bx_define_opcode(BX_IA_SGDT_Ms, BX_CPU_C::SGDT_Ms)
|
|
bx_define_opcode(BX_IA_SHL_Eb, BX_CPU_C::SHL_Eb)
|
|
bx_define_opcode(BX_IA_SHL_Ew, BX_CPU_C::SHL_Ew)
|
|
bx_define_opcode(BX_IA_SHLD_EdGdR, BX_CPU_C::SHLD_EdGdR)
|
|
bx_define_opcode(BX_IA_SHLD_EdGdM, BX_CPU_C::SHLD_EdGdM)
|
|
bx_define_opcode(BX_IA_SHLD_EwGwR, BX_CPU_C::SHLD_EwGwR)
|
|
bx_define_opcode(BX_IA_SHLD_EwGwM, BX_CPU_C::SHLD_EwGwM)
|
|
bx_define_opcode(BX_IA_SHR_Eb, BX_CPU_C::SHR_Eb)
|
|
bx_define_opcode(BX_IA_SHR_Ew, BX_CPU_C::SHR_Ew)
|
|
bx_define_opcode(BX_IA_SHRD_EdGdR, BX_CPU_C::SHRD_EdGdR)
|
|
bx_define_opcode(BX_IA_SHRD_EdGdM, BX_CPU_C::SHRD_EdGdM)
|
|
bx_define_opcode(BX_IA_SHRD_EwGwR, BX_CPU_C::SHRD_EwGwR)
|
|
bx_define_opcode(BX_IA_SHRD_EwGwM, BX_CPU_C::SHRD_EwGwM)
|
|
bx_define_opcode(BX_IA_SIDT_Ms, BX_CPU_C::SIDT_Ms)
|
|
bx_define_opcode(BX_IA_SLDT_Ew, BX_CPU_C::SLDT_Ew)
|
|
bx_define_opcode(BX_IA_SMSW_EwR, BX_CPU_C::SMSW_EwR)
|
|
bx_define_opcode(BX_IA_SMSW_EwM, BX_CPU_C::SMSW_EwM)
|
|
bx_define_opcode(BX_IA_STC, BX_CPU_C::STC)
|
|
bx_define_opcode(BX_IA_STD, BX_CPU_C::STD)
|
|
bx_define_opcode(BX_IA_STI, BX_CPU_C::STI)
|
|
bx_define_opcode(BX_IA_STR_Ew, BX_CPU_C::STR_Ew)
|
|
bx_define_opcode(BX_IA_SUB_ALIb, BX_CPU_C::SUB_ALIb)
|
|
bx_define_opcode(BX_IA_SUB_AXIw, BX_CPU_C::SUB_AXIw)
|
|
bx_define_opcode(BX_IA_SUB_EAXId, BX_CPU_C::SUB_EAXId)
|
|
bx_define_opcode(BX_IA_SUB_EbGbM, BX_CPU_C::SUB_EbGbM)
|
|
bx_define_opcode(BX_IA_SUB_EbGbR, BX_CPU_C::SUB_EbGbR)
|
|
bx_define_opcode(BX_IA_SUB_EbIbM, BX_CPU_C::SUB_EbIbM)
|
|
bx_define_opcode(BX_IA_SUB_EbIbR, BX_CPU_C::SUB_EbIbR)
|
|
bx_define_opcode(BX_IA_SUB_EdGdM, BX_CPU_C::SUB_EdGdM)
|
|
bx_define_opcode(BX_IA_SUB_EdGdR, BX_CPU_C::SUB_EdGdR)
|
|
bx_define_opcode(BX_IA_SUB_EdIdM, BX_CPU_C::SUB_EdIdM)
|
|
bx_define_opcode(BX_IA_SUB_EdIdR, BX_CPU_C::SUB_EdIdR)
|
|
bx_define_opcode(BX_IA_SUB_EwGwM, BX_CPU_C::SUB_EwGwM)
|
|
bx_define_opcode(BX_IA_SUB_EwGwR, BX_CPU_C::SUB_EwGwR)
|
|
bx_define_opcode(BX_IA_SUB_EwIwM, BX_CPU_C::SUB_EwIwM)
|
|
bx_define_opcode(BX_IA_SUB_EwIwR, BX_CPU_C::SUB_EwIwR)
|
|
bx_define_opcode(BX_IA_SUB_GbEbM, BX_CPU_C::SUB_GbEbM)
|
|
bx_define_opcode(BX_IA_SUB_GbEbR, BX_CPU_C::SUB_GbEbR)
|
|
bx_define_opcode(BX_IA_SUB_GdEdM, BX_CPU_C::SUB_GdEdM)
|
|
bx_define_opcode(BX_IA_SUB_GdEdR, BX_CPU_C::SUB_GdEdR)
|
|
bx_define_opcode(BX_IA_SUB_GwEwM, BX_CPU_C::SUB_GwEwM)
|
|
bx_define_opcode(BX_IA_SUB_GwEwR, BX_CPU_C::SUB_GwEwR)
|
|
bx_define_opcode(BX_IA_SYSENTER, BX_CPU_C::SYSENTER)
|
|
bx_define_opcode(BX_IA_SYSEXIT, BX_CPU_C::SYSEXIT)
|
|
bx_define_opcode(BX_IA_TEST_ALIb, BX_CPU_C::TEST_ALIb)
|
|
bx_define_opcode(BX_IA_TEST_AXIw, BX_CPU_C::TEST_AXIw)
|
|
bx_define_opcode(BX_IA_TEST_EAXId, BX_CPU_C::TEST_EAXId)
|
|
bx_define_opcode(BX_IA_TEST_EbGbM, BX_CPU_C::TEST_EbGbM)
|
|
bx_define_opcode(BX_IA_TEST_EbGbR, BX_CPU_C::TEST_EbGbR)
|
|
bx_define_opcode(BX_IA_TEST_EbIbM, BX_CPU_C::TEST_EbIbM)
|
|
bx_define_opcode(BX_IA_TEST_EbIbR, BX_CPU_C::TEST_EbIbR)
|
|
bx_define_opcode(BX_IA_TEST_EdGdM, BX_CPU_C::TEST_EdGdM)
|
|
bx_define_opcode(BX_IA_TEST_EdGdR, BX_CPU_C::TEST_EdGdR)
|
|
bx_define_opcode(BX_IA_TEST_EdIdM, BX_CPU_C::TEST_EdIdM)
|
|
bx_define_opcode(BX_IA_TEST_EdIdR, BX_CPU_C::TEST_EdIdR)
|
|
bx_define_opcode(BX_IA_TEST_EwGwM, BX_CPU_C::TEST_EwGwM)
|
|
bx_define_opcode(BX_IA_TEST_EwGwR, BX_CPU_C::TEST_EwGwR)
|
|
bx_define_opcode(BX_IA_TEST_EwIwM, BX_CPU_C::TEST_EwIwM)
|
|
bx_define_opcode(BX_IA_TEST_EwIwR, BX_CPU_C::TEST_EwIwR)
|
|
bx_define_opcode(BX_IA_UD2A, BX_CPU_C::UndefinedOpcode)
|
|
bx_define_opcode(BX_IA_UD2B, BX_CPU_C::UndefinedOpcode)
|
|
bx_define_opcode(BX_IA_VERR_Ew, BX_CPU_C::VERR_Ew)
|
|
bx_define_opcode(BX_IA_VERW_Ew, BX_CPU_C::VERW_Ew)
|
|
bx_define_opcode(BX_IA_WBINVD, BX_CPU_C::WBINVD)
|
|
bx_define_opcode(BX_IA_WRMSR, BX_CPU_C::WRMSR)
|
|
bx_define_opcode(BX_IA_XADD_EbGbM, BX_CPU_C::XADD_EbGbM)
|
|
bx_define_opcode(BX_IA_XADD_EbGbR, BX_CPU_C::XADD_EbGbR)
|
|
bx_define_opcode(BX_IA_XADD_EdGdM, BX_CPU_C::XADD_EdGdM)
|
|
bx_define_opcode(BX_IA_XADD_EdGdR, BX_CPU_C::XADD_EdGdR)
|
|
bx_define_opcode(BX_IA_XADD_EwGwM, BX_CPU_C::XADD_EwGwM)
|
|
bx_define_opcode(BX_IA_XADD_EwGwR, BX_CPU_C::XADD_EwGwR)
|
|
bx_define_opcode(BX_IA_XCHG_EbGbM, BX_CPU_C::XCHG_EbGbM)
|
|
bx_define_opcode(BX_IA_XCHG_EbGbR, BX_CPU_C::XCHG_EbGbR)
|
|
bx_define_opcode(BX_IA_XCHG_EdGdM, BX_CPU_C::XCHG_EdGdM)
|
|
bx_define_opcode(BX_IA_XCHG_EdGdR, BX_CPU_C::XCHG_EdGdR)
|
|
bx_define_opcode(BX_IA_XCHG_ERXEAX, BX_CPU_C::XCHG_ERXEAX)
|
|
bx_define_opcode(BX_IA_XCHG_EwGwM, BX_CPU_C::XCHG_EwGwM)
|
|
bx_define_opcode(BX_IA_XCHG_EwGwR, BX_CPU_C::XCHG_EwGwR)
|
|
bx_define_opcode(BX_IA_XCHG_RXAX, BX_CPU_C::XCHG_RXAX)
|
|
bx_define_opcode(BX_IA_XLAT, BX_CPU_C::XLAT)
|
|
bx_define_opcode(BX_IA_XOR_ALIb, BX_CPU_C::XOR_ALIb)
|
|
bx_define_opcode(BX_IA_XOR_AXIw, BX_CPU_C::XOR_AXIw)
|
|
bx_define_opcode(BX_IA_XOR_EAXId, BX_CPU_C::XOR_EAXId)
|
|
bx_define_opcode(BX_IA_XOR_EbGbM, BX_CPU_C::XOR_EbGbM)
|
|
bx_define_opcode(BX_IA_XOR_EbGbR, BX_CPU_C::XOR_EbGbR)
|
|
bx_define_opcode(BX_IA_XOR_EbIbM, BX_CPU_C::XOR_EbIbM)
|
|
bx_define_opcode(BX_IA_XOR_EbIbR, BX_CPU_C::XOR_EbIbR)
|
|
bx_define_opcode(BX_IA_XOR_EdGdM, BX_CPU_C::XOR_EdGdM)
|
|
bx_define_opcode(BX_IA_XOR_EdGdR, BX_CPU_C::XOR_EdGdR)
|
|
bx_define_opcode(BX_IA_XOR_EdIdM, BX_CPU_C::XOR_EdIdM)
|
|
bx_define_opcode(BX_IA_XOR_EdIdR, BX_CPU_C::XOR_EdIdR)
|
|
bx_define_opcode(BX_IA_XOR_EwGwM, BX_CPU_C::XOR_EwGwM)
|
|
bx_define_opcode(BX_IA_XOR_EwGwR, BX_CPU_C::XOR_EwGwR)
|
|
bx_define_opcode(BX_IA_XOR_EwIwM, BX_CPU_C::XOR_EwIwM)
|
|
bx_define_opcode(BX_IA_XOR_EwIwR, BX_CPU_C::XOR_EwIwR)
|
|
bx_define_opcode(BX_IA_XOR_GbEbM, BX_CPU_C::XOR_GbEbM)
|
|
bx_define_opcode(BX_IA_XOR_GbEbR, BX_CPU_C::XOR_GbEbR)
|
|
bx_define_opcode(BX_IA_XOR_GdEdM, BX_CPU_C::XOR_GdEdM)
|
|
bx_define_opcode(BX_IA_XOR_GdEdR, BX_CPU_C::XOR_GdEdR)
|
|
bx_define_opcode(BX_IA_XOR_GwEwM, BX_CPU_C::XOR_GwEwM)
|
|
bx_define_opcode(BX_IA_XOR_GwEwR, BX_CPU_C::XOR_GwEwR)
|
|
|
|
bx_define_opcode(BX_IA_FWAIT, BX_CPU_C::FWAIT)
|
|
#if BX_SUPPORT_FPU
|
|
bx_define_opcode(BX_IA_FLD_STi, BX_CPU_C::FLD_STi)
|
|
bx_define_opcode(BX_IA_FLD_SINGLE_REAL, BX_CPU_C::FLD_SINGLE_REAL)
|
|
bx_define_opcode(BX_IA_FLD_DOUBLE_REAL, BX_CPU_C::FLD_DOUBLE_REAL)
|
|
bx_define_opcode(BX_IA_FLD_EXTENDED_REAL, BX_CPU_C::FLD_EXTENDED_REAL)
|
|
bx_define_opcode(BX_IA_FILD_WORD_INTEGER, BX_CPU_C::FILD_WORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FILD_DWORD_INTEGER, BX_CPU_C::FILD_DWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FILD_QWORD_INTEGER, BX_CPU_C::FILD_QWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FBLD_PACKED_BCD, BX_CPU_C::FBLD_PACKED_BCD)
|
|
bx_define_opcode(BX_IA_FST_STi, BX_CPU_C::FST_STi)
|
|
bx_define_opcode(BX_IA_FST_SINGLE_REAL, BX_CPU_C::FST_SINGLE_REAL)
|
|
bx_define_opcode(BX_IA_FST_DOUBLE_REAL, BX_CPU_C::FST_DOUBLE_REAL)
|
|
bx_define_opcode(BX_IA_FSTP_EXTENDED_REAL, BX_CPU_C::FSTP_EXTENDED_REAL)
|
|
bx_define_opcode(BX_IA_FIST_WORD_INTEGER, BX_CPU_C::FIST_WORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FIST_DWORD_INTEGER, BX_CPU_C::FIST_DWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FISTP_QWORD_INTEGER, BX_CPU_C::FISTP_QWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FBSTP_PACKED_BCD, BX_CPU_C::FBSTP_PACKED_BCD)
|
|
bx_define_opcode(BX_IA_FISTTP16, BX_CPU_C::FISTTP16)
|
|
bx_define_opcode(BX_IA_FISTTP32, BX_CPU_C::FISTTP32)
|
|
bx_define_opcode(BX_IA_FISTTP64, BX_CPU_C::FISTTP64)
|
|
bx_define_opcode(BX_IA_FNINIT, BX_CPU_C::FNINIT)
|
|
bx_define_opcode(BX_IA_FNCLEX, BX_CPU_C::FNCLEX)
|
|
bx_define_opcode(BX_IA_FRSTOR, BX_CPU_C::FRSTOR)
|
|
bx_define_opcode(BX_IA_FNSAVE, BX_CPU_C::FNSAVE)
|
|
bx_define_opcode(BX_IA_FLDENV, BX_CPU_C::FLDENV)
|
|
bx_define_opcode(BX_IA_FNSTENV, BX_CPU_C::FNSTENV)
|
|
bx_define_opcode(BX_IA_FLDCW, BX_CPU_C::FLDCW)
|
|
bx_define_opcode(BX_IA_FNSTCW, BX_CPU_C::FNSTCW)
|
|
bx_define_opcode(BX_IA_FNSTSW, BX_CPU_C::FNSTSW)
|
|
bx_define_opcode(BX_IA_FNSTSW_AX, BX_CPU_C::FNSTSW_AX)
|
|
bx_define_opcode(BX_IA_FLD1, BX_CPU_C::FLD1)
|
|
bx_define_opcode(BX_IA_FLDL2T, BX_CPU_C::FLDL2T)
|
|
bx_define_opcode(BX_IA_FLDL2E, BX_CPU_C::FLDL2E)
|
|
bx_define_opcode(BX_IA_FLDPI, BX_CPU_C::FLDPI)
|
|
bx_define_opcode(BX_IA_FLDLG2, BX_CPU_C::FLDLG2)
|
|
bx_define_opcode(BX_IA_FLDLN2, BX_CPU_C::FLDLN2)
|
|
bx_define_opcode(BX_IA_FLDZ, BX_CPU_C::FLDZ)
|
|
bx_define_opcode(BX_IA_FADD_ST0_STj, BX_CPU_C::FADD_ST0_STj)
|
|
bx_define_opcode(BX_IA_FADD_STi_ST0, BX_CPU_C::FADD_STi_ST0)
|
|
bx_define_opcode(BX_IA_FADD_SINGLE_REAL, BX_CPU_C::FADD_SINGLE_REAL)
|
|
bx_define_opcode(BX_IA_FADD_DOUBLE_REAL, BX_CPU_C::FADD_DOUBLE_REAL)
|
|
bx_define_opcode(BX_IA_FIADD_WORD_INTEGER, BX_CPU_C::FIADD_WORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FIADD_DWORD_INTEGER, BX_CPU_C::FIADD_DWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FMUL_ST0_STj, BX_CPU_C::FMUL_ST0_STj)
|
|
bx_define_opcode(BX_IA_FMUL_STi_ST0, BX_CPU_C::FMUL_STi_ST0)
|
|
bx_define_opcode(BX_IA_FMUL_SINGLE_REAL, BX_CPU_C::FMUL_SINGLE_REAL)
|
|
bx_define_opcode(BX_IA_FMUL_DOUBLE_REAL, BX_CPU_C::FMUL_DOUBLE_REAL)
|
|
bx_define_opcode(BX_IA_FIMUL_WORD_INTEGER , BX_CPU_C::FIMUL_WORD_INTEGER )
|
|
bx_define_opcode(BX_IA_FIMUL_DWORD_INTEGER, BX_CPU_C::FIMUL_DWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FSUB_ST0_STj, BX_CPU_C::FSUB_ST0_STj)
|
|
bx_define_opcode(BX_IA_FSUBR_ST0_STj, BX_CPU_C::FSUBR_ST0_STj)
|
|
bx_define_opcode(BX_IA_FSUB_STi_ST0, BX_CPU_C::FSUB_STi_ST0)
|
|
bx_define_opcode(BX_IA_FSUBR_STi_ST0, BX_CPU_C::FSUBR_STi_ST0)
|
|
bx_define_opcode(BX_IA_FSUB_SINGLE_REAL, BX_CPU_C::FSUB_SINGLE_REAL)
|
|
bx_define_opcode(BX_IA_FSUBR_SINGLE_REAL, BX_CPU_C::FSUBR_SINGLE_REAL)
|
|
bx_define_opcode(BX_IA_FSUB_DOUBLE_REAL, BX_CPU_C::FSUB_DOUBLE_REAL)
|
|
bx_define_opcode(BX_IA_FSUBR_DOUBLE_REAL, BX_CPU_C::FSUBR_DOUBLE_REAL)
|
|
bx_define_opcode(BX_IA_FISUB_WORD_INTEGER, BX_CPU_C::FISUB_WORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FISUBR_WORD_INTEGER, BX_CPU_C::FISUBR_WORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FISUB_DWORD_INTEGER, BX_CPU_C::FISUB_DWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FISUBR_DWORD_INTEGER, BX_CPU_C::FISUBR_DWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FDIV_ST0_STj, BX_CPU_C::FDIV_ST0_STj)
|
|
bx_define_opcode(BX_IA_FDIVR_ST0_STj, BX_CPU_C::FDIVR_ST0_STj)
|
|
bx_define_opcode(BX_IA_FDIV_STi_ST0, BX_CPU_C::FDIV_STi_ST0)
|
|
bx_define_opcode(BX_IA_FDIVR_STi_ST0, BX_CPU_C::FDIVR_STi_ST0)
|
|
bx_define_opcode(BX_IA_FDIV_SINGLE_REAL, BX_CPU_C::FDIV_SINGLE_REAL)
|
|
bx_define_opcode(BX_IA_FDIVR_SINGLE_REAL, BX_CPU_C::FDIVR_SINGLE_REAL)
|
|
bx_define_opcode(BX_IA_FDIV_DOUBLE_REAL, BX_CPU_C::FDIV_DOUBLE_REAL)
|
|
bx_define_opcode(BX_IA_FDIVR_DOUBLE_REAL, BX_CPU_C::FDIVR_DOUBLE_REAL)
|
|
bx_define_opcode(BX_IA_FIDIV_WORD_INTEGER, BX_CPU_C::FIDIV_WORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FIDIVR_WORD_INTEGER, BX_CPU_C::FIDIVR_WORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FIDIV_DWORD_INTEGER, BX_CPU_C::FIDIV_DWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FIDIVR_DWORD_INTEGER, BX_CPU_C::FIDIVR_DWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FCOM_STi, BX_CPU_C::FCOM_STi)
|
|
bx_define_opcode(BX_IA_FUCOM_STi, BX_CPU_C::FUCOM_STi)
|
|
bx_define_opcode(BX_IA_FCOMI_ST0_STj, BX_CPU_C::FCOMI_ST0_STj)
|
|
bx_define_opcode(BX_IA_FUCOMI_ST0_STj, BX_CPU_C::FUCOMI_ST0_STj)
|
|
bx_define_opcode(BX_IA_FCOM_SINGLE_REAL, BX_CPU_C::FCOM_SINGLE_REAL)
|
|
bx_define_opcode(BX_IA_FCOM_DOUBLE_REAL, BX_CPU_C::FCOM_DOUBLE_REAL)
|
|
bx_define_opcode(BX_IA_FICOM_WORD_INTEGER, BX_CPU_C::FICOM_WORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FICOM_DWORD_INTEGER, BX_CPU_C::FICOM_DWORD_INTEGER)
|
|
bx_define_opcode(BX_IA_FCMOV_ST0_STj, BX_CPU_C::FCMOV_ST0_STj)
|
|
bx_define_opcode(BX_IA_FCOMPP, BX_CPU_C::FCOMPP)
|
|
bx_define_opcode(BX_IA_FUCOMPP, BX_CPU_C::FUCOMPP)
|
|
bx_define_opcode(BX_IA_FXCH_STi, BX_CPU_C::FXCH_STi)
|
|
bx_define_opcode(BX_IA_FNOP, BX_CPU_C::FNOP)
|
|
bx_define_opcode(BX_IA_FPLEGACY, BX_CPU_C::FPLEGACY)
|
|
bx_define_opcode(BX_IA_FCHS, BX_CPU_C::FCHS)
|
|
bx_define_opcode(BX_IA_FABS, BX_CPU_C::FABS)
|
|
bx_define_opcode(BX_IA_FTST, BX_CPU_C::FTST)
|
|
bx_define_opcode(BX_IA_FXAM, BX_CPU_C::FXAM)
|
|
bx_define_opcode(BX_IA_FDECSTP, BX_CPU_C::FDECSTP)
|
|
bx_define_opcode(BX_IA_FINCSTP, BX_CPU_C::FINCSTP)
|
|
bx_define_opcode(BX_IA_FFREE_STi, BX_CPU_C::FFREE_STi)
|
|
bx_define_opcode(BX_IA_FFREEP_STi, BX_CPU_C::FFREEP_STi)
|
|
bx_define_opcode(BX_IA_F2XM1, BX_CPU_C::F2XM1)
|
|
bx_define_opcode(BX_IA_FYL2X, BX_CPU_C::FYL2X)
|
|
bx_define_opcode(BX_IA_FPTAN, BX_CPU_C::FPTAN)
|
|
bx_define_opcode(BX_IA_FPATAN, BX_CPU_C::FPATAN)
|
|
bx_define_opcode(BX_IA_FXTRACT, BX_CPU_C::FXTRACT)
|
|
bx_define_opcode(BX_IA_FPREM1, BX_CPU_C::FPREM1)
|
|
bx_define_opcode(BX_IA_FPREM, BX_CPU_C::FPREM)
|
|
bx_define_opcode(BX_IA_FYL2XP1, BX_CPU_C::FYL2XP1)
|
|
bx_define_opcode(BX_IA_FSQRT, BX_CPU_C::FSQRT)
|
|
bx_define_opcode(BX_IA_FSINCOS, BX_CPU_C::FSINCOS)
|
|
bx_define_opcode(BX_IA_FRNDINT, BX_CPU_C::FRNDINT)
|
|
bx_define_opcode(BX_IA_FSCALE, BX_CPU_C::FSCALE)
|
|
bx_define_opcode(BX_IA_FSIN, BX_CPU_C::FSIN)
|
|
bx_define_opcode(BX_IA_FCOS, BX_CPU_C::FCOS)
|
|
#else
|
|
bx_define_opcode(BX_IA_FPU_ESC, BX_CPU_C::FPU_ESC)
|
|
#endif
|
|
|
|
// MMX
|
|
bx_define_opcode(BX_IA_PUNPCKLBW_PqQd, BX_CPU_C::PUNPCKLBW_PqQd)
|
|
bx_define_opcode(BX_IA_PUNPCKLWD_PqQd, BX_CPU_C::PUNPCKLWD_PqQd)
|
|
bx_define_opcode(BX_IA_PUNPCKLDQ_PqQd, BX_CPU_C::PUNPCKLDQ_PqQd)
|
|
bx_define_opcode(BX_IA_PACKSSWB_PqQq, BX_CPU_C::PACKSSWB_PqQq)
|
|
bx_define_opcode(BX_IA_PCMPGTB_PqQq, BX_CPU_C::PCMPGTB_PqQq)
|
|
bx_define_opcode(BX_IA_PCMPGTW_PqQq, BX_CPU_C::PCMPGTW_PqQq)
|
|
bx_define_opcode(BX_IA_PCMPGTD_PqQq, BX_CPU_C::PCMPGTD_PqQq)
|
|
bx_define_opcode(BX_IA_PACKUSWB_PqQq, BX_CPU_C::PACKUSWB_PqQq)
|
|
bx_define_opcode(BX_IA_PUNPCKHBW_PqQq, BX_CPU_C::PUNPCKHBW_PqQq)
|
|
bx_define_opcode(BX_IA_PUNPCKHWD_PqQq, BX_CPU_C::PUNPCKHWD_PqQq)
|
|
bx_define_opcode(BX_IA_PUNPCKHDQ_PqQq, BX_CPU_C::PUNPCKHDQ_PqQq)
|
|
bx_define_opcode(BX_IA_PACKSSDW_PqQq, BX_CPU_C::PACKSSDW_PqQq)
|
|
bx_define_opcode(BX_IA_MOVD_PqEd, BX_CPU_C::MOVD_PqEd)
|
|
bx_define_opcode(BX_IA_MOVQ_PqQq, BX_CPU_C::MOVQ_PqQq)
|
|
bx_define_opcode(BX_IA_PCMPEQB_PqQq, BX_CPU_C::PCMPEQB_PqQq)
|
|
bx_define_opcode(BX_IA_PCMPEQW_PqQq, BX_CPU_C::PCMPEQW_PqQq)
|
|
bx_define_opcode(BX_IA_PCMPEQD_PqQq, BX_CPU_C::PCMPEQD_PqQq)
|
|
bx_define_opcode(BX_IA_EMMS, BX_CPU_C::EMMS)
|
|
bx_define_opcode(BX_IA_MOVD_EdPd, BX_CPU_C::MOVD_EdPd)
|
|
bx_define_opcode(BX_IA_MOVQ_QqPq, BX_CPU_C::MOVQ_QqPq)
|
|
bx_define_opcode(BX_IA_PSRLW_PqQq, BX_CPU_C::PSRLW_PqQq)
|
|
bx_define_opcode(BX_IA_PSRLD_PqQq, BX_CPU_C::PSRLD_PqQq)
|
|
bx_define_opcode(BX_IA_PSRLQ_PqQq, BX_CPU_C::PSRLQ_PqQq)
|
|
bx_define_opcode(BX_IA_PMULLW_PqQq, BX_CPU_C::PMULLW_PqQq)
|
|
bx_define_opcode(BX_IA_PSUBUSB_PqQq, BX_CPU_C::PSUBUSB_PqQq)
|
|
bx_define_opcode(BX_IA_PSUBUSW_PqQq, BX_CPU_C::PSUBUSW_PqQq)
|
|
bx_define_opcode(BX_IA_PAND_PqQq, BX_CPU_C::PAND_PqQq)
|
|
bx_define_opcode(BX_IA_PADDUSB_PqQq, BX_CPU_C::PADDUSB_PqQq)
|
|
bx_define_opcode(BX_IA_PADDUSW_PqQq, BX_CPU_C::PADDUSW_PqQq)
|
|
bx_define_opcode(BX_IA_PANDN_PqQq, BX_CPU_C::PANDN_PqQq)
|
|
bx_define_opcode(BX_IA_PSRAW_PqQq, BX_CPU_C::PSRAW_PqQq)
|
|
bx_define_opcode(BX_IA_PSRAD_PqQq, BX_CPU_C::PSRAD_PqQq)
|
|
bx_define_opcode(BX_IA_PMULHW_PqQq, BX_CPU_C::PMULHW_PqQq)
|
|
bx_define_opcode(BX_IA_PSUBSB_PqQq, BX_CPU_C::PSUBSB_PqQq)
|
|
bx_define_opcode(BX_IA_PSUBSW_PqQq, BX_CPU_C::PSUBSW_PqQq)
|
|
bx_define_opcode(BX_IA_POR_PqQq, BX_CPU_C::POR_PqQq)
|
|
bx_define_opcode(BX_IA_PADDSB_PqQq, BX_CPU_C::PADDSB_PqQq)
|
|
bx_define_opcode(BX_IA_PADDSW_PqQq, BX_CPU_C::PADDSW_PqQq)
|
|
bx_define_opcode(BX_IA_PXOR_PqQq, BX_CPU_C::PXOR_PqQq)
|
|
bx_define_opcode(BX_IA_PSLLW_PqQq, BX_CPU_C::PSLLW_PqQq)
|
|
bx_define_opcode(BX_IA_PSLLD_PqQq, BX_CPU_C::PSLLD_PqQq)
|
|
bx_define_opcode(BX_IA_PSLLQ_PqQq, BX_CPU_C::PSLLQ_PqQq)
|
|
bx_define_opcode(BX_IA_PMADDWD_PqQq, BX_CPU_C::PMADDWD_PqQq)
|
|
bx_define_opcode(BX_IA_PSUBB_PqQq, BX_CPU_C::PSUBB_PqQq)
|
|
bx_define_opcode(BX_IA_PSUBW_PqQq, BX_CPU_C::PSUBW_PqQq)
|
|
bx_define_opcode(BX_IA_PSUBD_PqQq, BX_CPU_C::PSUBD_PqQq)
|
|
bx_define_opcode(BX_IA_PADDB_PqQq, BX_CPU_C::PADDB_PqQq)
|
|
bx_define_opcode(BX_IA_PADDW_PqQq, BX_CPU_C::PADDW_PqQq)
|
|
bx_define_opcode(BX_IA_PADDD_PqQq, BX_CPU_C::PADDD_PqQq)
|
|
bx_define_opcode(BX_IA_PSRLW_PqIb, BX_CPU_C::PSRLW_PqIb)
|
|
bx_define_opcode(BX_IA_PSRAW_PqIb, BX_CPU_C::PSRAW_PqIb)
|
|
bx_define_opcode(BX_IA_PSLLW_PqIb, BX_CPU_C::PSLLW_PqIb)
|
|
bx_define_opcode(BX_IA_PSRLD_PqIb, BX_CPU_C::PSRLD_PqIb)
|
|
bx_define_opcode(BX_IA_PSRAD_PqIb, BX_CPU_C::PSRAD_PqIb)
|
|
bx_define_opcode(BX_IA_PSLLD_PqIb, BX_CPU_C::PSLLD_PqIb)
|
|
bx_define_opcode(BX_IA_PSRLQ_PqIb, BX_CPU_C::PSRLQ_PqIb)
|
|
bx_define_opcode(BX_IA_PSLLQ_PqIb, BX_CPU_C::PSLLQ_PqIb)
|
|
// MMX
|
|
|
|
bx_define_opcode(BX_IA_FEMMS, BX_3DNOW_ALIAS(BX_CPU_C::EMMS))
|
|
#if BX_SUPPORT_3DNOW
|
|
bx_define_opcode(BX_IA_PF2ID_PqQq, BX_CPU_C::PF2ID_PqQq)
|
|
bx_define_opcode(BX_IA_PF2IW_PqQq, BX_CPU_C::PF2IW_PqQq)
|
|
bx_define_opcode(BX_IA_PFACC_PqQq, BX_CPU_C::PFACC_PqQq)
|
|
bx_define_opcode(BX_IA_PFADD_PqQq, BX_CPU_C::BX_PFADD_PqQq)
|
|
bx_define_opcode(BX_IA_PFCMPEQ_PqQq, BX_CPU_C::PFCMPEQ_PqQq)
|
|
bx_define_opcode(BX_IA_PFCMPGE_PqQq, BX_CPU_C::PFCMPGE_PqQq)
|
|
bx_define_opcode(BX_IA_PFCMPGT_PqQq, BX_CPU_C::PFCMPGT_PqQq)
|
|
bx_define_opcode(BX_IA_PFMAX_PqQq, BX_CPU_C::PFMAX_PqQq)
|
|
bx_define_opcode(BX_IA_PFMIN_PqQq, BX_CPU_C::PFMIN_PqQq)
|
|
bx_define_opcode(BX_IA_PFMUL_PqQq, BX_CPU_C::PFMUL_PqQq)
|
|
bx_define_opcode(BX_IA_PFNACC_PqQq, BX_CPU_C::PFNACC_PqQq)
|
|
bx_define_opcode(BX_IA_PFPNACC_PqQq, BX_CPU_C::PFPNACC_PqQq)
|
|
bx_define_opcode(BX_IA_PFRCP_PqQq, BX_CPU_C::PFRCP_PqQq)
|
|
bx_define_opcode(BX_IA_PFRCPIT1_PqQq, BX_CPU_C::PFRCPIT1_PqQq)
|
|
bx_define_opcode(BX_IA_PFRCPIT2_PqQq, BX_CPU_C::PFRCPIT2_PqQq)
|
|
bx_define_opcode(BX_IA_PFRSQIT1_PqQq, BX_CPU_C::PFRSQIT1_PqQq)
|
|
bx_define_opcode(BX_IA_PFRSQRT_PqQq, BX_CPU_C::PFRSQRT_PqQq)
|
|
bx_define_opcode(BX_IA_PFSUB_PqQq, BX_CPU_C::PFSUB_PqQq)
|
|
bx_define_opcode(BX_IA_PFSUBR_PqQq, BX_CPU_C::PFSUBR_PqQq)
|
|
bx_define_opcode(BX_IA_PI2FD_PqQq, BX_CPU_C::PI2FD_PqQq)
|
|
bx_define_opcode(BX_IA_PI2FW_PqQq, BX_CPU_C::PI2FW_PqQq)
|
|
bx_define_opcode(BX_IA_PMULHRW_PqQq, BX_CPU_C::PMULHRW_PqQq)
|
|
bx_define_opcode(BX_IA_PSWAPD_PqQq, BX_CPU_C::PSWAPD_PqQq)
|
|
#endif
|
|
|
|
// SSE
|
|
bx_define_opcode(BX_IA_FXSAVE, BX_CPU_C::FXSAVE)
|
|
bx_define_opcode(BX_IA_FXRSTOR, BX_CPU_C::FXRSTOR)
|
|
bx_define_opcode(BX_IA_LDMXCSR, BX_CPU_C::LDMXCSR)
|
|
bx_define_opcode(BX_IA_STMXCSR, BX_CPU_C::STMXCSR)
|
|
bx_define_opcode(BX_IA_PREFETCH, BX_CPU_C::PREFETCH)
|
|
// SSE
|
|
|
|
// SSE
|
|
bx_define_opcode(BX_IA_ANDPS_VpsWps, BX_CPU_C::ANDPS_VpsWps)
|
|
bx_define_opcode(BX_IA_ORPS_VpsWps, BX_CPU_C::ORPS_VpsWps)
|
|
bx_define_opcode(BX_IA_XORPS_VpsWps, BX_CPU_C::XORPS_VpsWps)
|
|
bx_define_opcode(BX_IA_ANDNPS_VpsWps, BX_CPU_C::ANDNPS_VpsWps)
|
|
bx_define_opcode(BX_IA_MOVUPS_VpsWps, BX_CPU_C::MOVUPS_VpsWps)
|
|
bx_define_opcode(BX_IA_MOVSS_VssWss, BX_CPU_C::MOVSS_VssWss)
|
|
bx_define_opcode(BX_IA_MOVUPS_WpsVps, BX_CPU_C::MOVUPS_WpsVps)
|
|
bx_define_opcode(BX_IA_MOVSS_WssVss, BX_CPU_C::MOVSS_WssVss)
|
|
bx_define_opcode(BX_IA_MOVLPS_VpsMq, BX_CPU_C::MOVLPS_VpsMq)
|
|
bx_define_opcode(BX_IA_MOVLPS_MqVps, BX_CPU_C::MOVLPS_MqVps)
|
|
bx_define_opcode(BX_IA_MOVHPS_VpsMq, BX_CPU_C::MOVHPS_VpsMq)
|
|
bx_define_opcode(BX_IA_MOVHPS_MqVps, BX_CPU_C::MOVHPS_MqVps)
|
|
bx_define_opcode(BX_IA_MOVAPS_VpsWps, BX_CPU_C::MOVAPS_VpsWps)
|
|
bx_define_opcode(BX_IA_MOVAPS_WpsVps, BX_CPU_C::MOVAPS_WpsVps)
|
|
bx_define_opcode(BX_IA_CVTPI2PS_VpsQq, BX_CPU_C::CVTPI2PS_VpsQq)
|
|
bx_define_opcode(BX_IA_CVTSI2SS_VssEd, BX_CPU_C::CVTSI2SS_VssEd)
|
|
bx_define_opcode(BX_IA_MOVNTPS_MpsVps, BX_CPU_C::MOVNTPS_MpsVps)
|
|
bx_define_opcode(BX_IA_CVTTPS2PI_PqWps, BX_CPU_C::CVTTPS2PI_PqWps)
|
|
bx_define_opcode(BX_IA_CVTTSS2SI_GdWss, BX_CPU_C::CVTTSS2SI_GdWss)
|
|
bx_define_opcode(BX_IA_CVTPS2PI_PqWps, BX_CPU_C::CVTPS2PI_PqWps)
|
|
bx_define_opcode(BX_IA_CVTSS2SI_GdWss, BX_CPU_C::CVTSS2SI_GdWss)
|
|
bx_define_opcode(BX_IA_UCOMISS_VssWss, BX_CPU_C::UCOMISS_VssWss)
|
|
bx_define_opcode(BX_IA_COMISS_VpsWps, BX_CPU_C::COMISS_VpsWps)
|
|
bx_define_opcode(BX_IA_MOVMSKPS_GdVRps, BX_CPU_C::MOVMSKPS_GdVRps)
|
|
bx_define_opcode(BX_IA_SQRTPS_VpsWps, BX_CPU_C::SQRTPS_VpsWps)
|
|
bx_define_opcode(BX_IA_SQRTSS_VssWss, BX_CPU_C::SQRTSS_VssWss)
|
|
bx_define_opcode(BX_IA_RSQRTPS_VpsWps, BX_CPU_C::RSQRTPS_VpsWps)
|
|
bx_define_opcode(BX_IA_RSQRTSS_VssWss, BX_CPU_C::RSQRTSS_VssWss)
|
|
bx_define_opcode(BX_IA_RCPPS_VpsWps, BX_CPU_C::RCPPS_VpsWps)
|
|
bx_define_opcode(BX_IA_RCPSS_VssWss, BX_CPU_C::RCPSS_VssWss)
|
|
bx_define_opcode(BX_IA_ADDPS_VpsWps, BX_CPU_C::ADDPS_VpsWps)
|
|
bx_define_opcode(BX_IA_ADDSS_VssWss, BX_CPU_C::ADDSS_VssWss)
|
|
bx_define_opcode(BX_IA_MULPS_VpsWps, BX_CPU_C::MULPS_VpsWps)
|
|
bx_define_opcode(BX_IA_MULSS_VssWss, BX_CPU_C::MULSS_VssWss)
|
|
bx_define_opcode(BX_IA_SUBPS_VpsWps, BX_CPU_C::SUBPS_VpsWps)
|
|
bx_define_opcode(BX_IA_SUBSS_VssWss, BX_CPU_C::SUBSS_VssWss)
|
|
bx_define_opcode(BX_IA_MINPS_VpsWps, BX_CPU_C::MINPS_VpsWps)
|
|
bx_define_opcode(BX_IA_MINSS_VssWss, BX_CPU_C::MINSS_VssWss)
|
|
bx_define_opcode(BX_IA_DIVPS_VpsWps, BX_CPU_C::DIVPS_VpsWps)
|
|
bx_define_opcode(BX_IA_DIVSS_VssWss, BX_CPU_C::DIVSS_VssWss)
|
|
bx_define_opcode(BX_IA_MAXPS_VpsWps, BX_CPU_C::MAXPS_VpsWps)
|
|
bx_define_opcode(BX_IA_MAXSS_VssWss, BX_CPU_C::MAXSS_VssWss)
|
|
bx_define_opcode(BX_IA_PSHUFW_PqQqIb, BX_CPU_C::PSHUFW_PqQqIb)
|
|
bx_define_opcode(BX_IA_PSHUFLW_VdqWdqIb, BX_CPU_C::PSHUFLW_VdqWdqIb)
|
|
bx_define_opcode(BX_IA_CMPPS_VpsWpsIb, BX_CPU_C::CMPPS_VpsWpsIb)
|
|
bx_define_opcode(BX_IA_CMPSS_VssWssIb, BX_CPU_C::CMPSS_VssWssIb)
|
|
bx_define_opcode(BX_IA_PINSRW_PqEwIb, BX_CPU_C::PINSRW_PqEwIb)
|
|
bx_define_opcode(BX_IA_PEXTRW_GdPqIb, BX_CPU_C::PEXTRW_GdPqIb)
|
|
bx_define_opcode(BX_IA_SHUFPS_VpsWpsIb, BX_CPU_C::SHUFPS_VpsWpsIb)
|
|
bx_define_opcode(BX_IA_PMOVMSKB_GdPRq, BX_CPU_C::PMOVMSKB_GdPRq)
|
|
bx_define_opcode(BX_IA_PMINUB_PqQq, BX_CPU_C::PMINUB_PqQq)
|
|
bx_define_opcode(BX_IA_PMAXUB_PqQq, BX_CPU_C::PMAXUB_PqQq)
|
|
bx_define_opcode(BX_IA_PAVGB_PqQq, BX_CPU_C::PAVGB_PqQq)
|
|
bx_define_opcode(BX_IA_PAVGW_PqQq, BX_CPU_C::PAVGW_PqQq)
|
|
bx_define_opcode(BX_IA_PMULHUW_PqQq, BX_CPU_C::PMULHUW_PqQq)
|
|
bx_define_opcode(BX_IA_MOVNTQ_MqPq, BX_CPU_C::MOVNTQ_MqPq)
|
|
bx_define_opcode(BX_IA_PMINSW_PqQq, BX_CPU_C::PMINSW_PqQq)
|
|
bx_define_opcode(BX_IA_PMAXSW_PqQq, BX_CPU_C::PMAXSW_PqQq)
|
|
bx_define_opcode(BX_IA_PSADBW_PqQq, BX_CPU_C::PSADBW_PqQq)
|
|
bx_define_opcode(BX_IA_MASKMOVQ_PqPRq, BX_CPU_C::MASKMOVQ_PqPRq)
|
|
// SSE
|
|
|
|
// SSE2
|
|
bx_define_opcode(BX_IA_MOVSD_VsdWsd, BX_CPU_C::MOVSD_VsdWsd)
|
|
bx_define_opcode(BX_IA_MOVSD_WsdVsd, BX_CPU_C::MOVSD_WsdVsd)
|
|
bx_define_opcode(BX_IA_CVTPI2PD_VpdQq, BX_CPU_C::CVTPI2PD_VpdQq)
|
|
bx_define_opcode(BX_IA_CVTSI2SD_VsdEd, BX_CPU_C::CVTSI2SD_VsdEd)
|
|
bx_define_opcode(BX_IA_CVTTPD2PI_PqWpd, BX_CPU_C::CVTTPD2PI_PqWpd)
|
|
bx_define_opcode(BX_IA_CVTTSD2SI_GdWsd, BX_CPU_C::CVTTSD2SI_GdWsd)
|
|
bx_define_opcode(BX_IA_CVTPD2PI_PqWpd, BX_CPU_C::CVTPD2PI_PqWpd)
|
|
bx_define_opcode(BX_IA_CVTSD2SI_GdWsd, BX_CPU_C::CVTSD2SI_GdWsd)
|
|
bx_define_opcode(BX_IA_UCOMISD_VsdWsd, BX_CPU_C::UCOMISD_VsdWsd)
|
|
bx_define_opcode(BX_IA_COMISD_VpdWpd, BX_CPU_C::COMISD_VpdWpd)
|
|
bx_define_opcode(BX_IA_MOVMSKPD_GdVRpd, BX_CPU_C::MOVMSKPD_GdVRpd)
|
|
bx_define_opcode(BX_IA_SQRTPD_VpdWpd, BX_CPU_C::SQRTPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_SQRTSD_VsdWsd, BX_CPU_C::SQRTSD_VsdWsd)
|
|
bx_define_opcode(BX_IA_ADDPD_VpdWpd, BX_CPU_C::ADDPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_ADDSD_VsdWsd, BX_CPU_C::ADDSD_VsdWsd)
|
|
bx_define_opcode(BX_IA_MULPD_VpdWpd, BX_CPU_C::MULPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_MULSD_VsdWsd, BX_CPU_C::MULSD_VsdWsd)
|
|
bx_define_opcode(BX_IA_CVTPS2PD_VpsWps, BX_CPU_C::CVTPS2PD_VpsWps)
|
|
bx_define_opcode(BX_IA_CVTPD2PS_VpdWpd, BX_CPU_C::CVTPD2PS_VpdWpd)
|
|
bx_define_opcode(BX_IA_CVTSD2SS_VsdWsd, BX_CPU_C::CVTSD2SS_VsdWsd)
|
|
bx_define_opcode(BX_IA_CVTSS2SD_VssWss, BX_CPU_C::CVTSS2SD_VssWss)
|
|
bx_define_opcode(BX_IA_CVTDQ2PS_VpsWdq, BX_CPU_C::CVTDQ2PS_VpsWdq)
|
|
bx_define_opcode(BX_IA_CVTPS2DQ_VdqWps, BX_CPU_C::CVTPS2DQ_VdqWps)
|
|
bx_define_opcode(BX_IA_CVTTPS2DQ_VdqWps, BX_CPU_C::CVTTPS2DQ_VdqWps)
|
|
bx_define_opcode(BX_IA_SUBPD_VpdWpd, BX_CPU_C::SUBPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_SUBSD_VsdWsd, BX_CPU_C::SUBSD_VsdWsd)
|
|
bx_define_opcode(BX_IA_MINPD_VpdWpd, BX_CPU_C::MINPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_MINSD_VsdWsd, BX_CPU_C::MINSD_VsdWsd)
|
|
bx_define_opcode(BX_IA_DIVPD_VpdWpd, BX_CPU_C::DIVPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_DIVSD_VsdWsd, BX_CPU_C::DIVSD_VsdWsd)
|
|
bx_define_opcode(BX_IA_MAXPD_VpdWpd, BX_CPU_C::MAXPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_MAXSD_VsdWsd, BX_CPU_C::MAXSD_VsdWsd)
|
|
bx_define_opcode(BX_IA_UNPCKHPD_VpdWdq, BX_CPU_C::PUNPCKHQDQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_UNPCKLPD_VpdWdq, BX_CPU_C::PUNPCKLQDQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PUNPCKHDQ_VdqWdq, BX_SSE2_ALIAS(BX_CPU_C::UNPCKHPS_VpsWdq))
|
|
bx_define_opcode(BX_IA_PUNPCKLDQ_VdqWdq, BX_SSE2_ALIAS(BX_CPU_C::UNPCKLPS_VpsWdq))
|
|
bx_define_opcode(BX_IA_MOVAPD_VpdWpd, BX_SSE2_ALIAS(BX_CPU_C::MOVAPS_VpsWps))
|
|
bx_define_opcode(BX_IA_MOVAPD_WpdVpd, BX_SSE2_ALIAS(BX_CPU_C::MOVAPS_WpsVps))
|
|
bx_define_opcode(BX_IA_MOVDQA_VdqWdq, BX_SSE2_ALIAS(BX_CPU_C::MOVAPS_VpsWps))
|
|
bx_define_opcode(BX_IA_MOVDQA_WdqVdq, BX_SSE2_ALIAS(BX_CPU_C::MOVAPS_WpsVps))
|
|
bx_define_opcode(BX_IA_MOVDQU_VdqWdq, BX_SSE2_ALIAS(BX_CPU_C::MOVUPS_VpsWps))
|
|
bx_define_opcode(BX_IA_MOVDQU_WdqVdq, BX_SSE2_ALIAS(BX_CPU_C::MOVUPS_WpsVps))
|
|
bx_define_opcode(BX_IA_MOVHPD_MqVsd, BX_SSE2_ALIAS(BX_CPU_C::MOVHPS_MqVps))
|
|
bx_define_opcode(BX_IA_MOVHPD_VsdMq, BX_SSE2_ALIAS(BX_CPU_C::MOVHPS_VpsMq))
|
|
bx_define_opcode(BX_IA_MOVLPD_MqVsd, BX_SSE2_ALIAS(BX_CPU_C::MOVLPS_MqVps))
|
|
bx_define_opcode(BX_IA_MOVLPD_VsdMq, BX_SSE2_ALIAS(BX_CPU_C::MOVLPS_VpsMq))
|
|
bx_define_opcode(BX_IA_MOVNTDQ_MdqVdq, BX_SSE2_ALIAS(BX_CPU_C::MOVNTPS_MpsVps))
|
|
bx_define_opcode(BX_IA_MOVNTPD_MpdVpd, BX_SSE2_ALIAS(BX_CPU_C::MOVNTPS_MpsVps))
|
|
bx_define_opcode(BX_IA_MOVUPD_VpdWpd, BX_SSE2_ALIAS(BX_CPU_C::MOVUPS_VpsWps))
|
|
bx_define_opcode(BX_IA_MOVUPD_WpdVpd, BX_SSE2_ALIAS(BX_CPU_C::MOVUPS_WpsVps))
|
|
bx_define_opcode(BX_IA_ANDNPD_VpdWpd, BX_SSE2_ALIAS(BX_CPU_C::ANDNPS_VpsWps))
|
|
bx_define_opcode(BX_IA_ANDPD_VpdWpd, BX_SSE2_ALIAS(BX_CPU_C::ANDPS_VpsWps))
|
|
bx_define_opcode(BX_IA_ORPD_VpdWpd, BX_SSE2_ALIAS(BX_CPU_C::ORPS_VpsWps))
|
|
bx_define_opcode(BX_IA_PAND_VdqWdq, BX_SSE2_ALIAS(BX_CPU_C::ANDPS_VpsWps))
|
|
bx_define_opcode(BX_IA_PANDN_VdqWdq, BX_SSE2_ALIAS(BX_CPU_C::ANDNPS_VpsWps))
|
|
bx_define_opcode(BX_IA_POR_VdqWdq, BX_SSE2_ALIAS(BX_CPU_C::ORPS_VpsWps))
|
|
bx_define_opcode(BX_IA_PXOR_VdqWdq, BX_SSE2_ALIAS(BX_CPU_C::XORPS_VpsWps))
|
|
bx_define_opcode(BX_IA_XORPD_VpdWpd, BX_SSE2_ALIAS(BX_CPU_C::XORPS_VpsWps))
|
|
bx_define_opcode(BX_IA_PUNPCKLBW_VdqWdq, BX_CPU_C::PUNPCKLBW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PUNPCKLWD_VdqWdq, BX_CPU_C::PUNPCKLWD_VdqWdq)
|
|
bx_define_opcode(BX_IA_UNPCKLPS_VpsWdq, BX_CPU_C::UNPCKLPS_VpsWdq)
|
|
bx_define_opcode(BX_IA_PACKSSWB_VdqWdq, BX_CPU_C::PACKSSWB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PCMPGTB_VdqWdq, BX_CPU_C::PCMPGTB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PCMPGTW_VdqWdq, BX_CPU_C::PCMPGTW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PCMPGTD_VdqWdq, BX_CPU_C::PCMPGTD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PACKUSWB_VdqWdq, BX_CPU_C::PACKUSWB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PUNPCKHBW_VdqWdq, BX_CPU_C::PUNPCKHBW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PUNPCKHWD_VdqWdq, BX_CPU_C::PUNPCKHWD_VdqWdq)
|
|
bx_define_opcode(BX_IA_UNPCKHPS_VpsWdq, BX_CPU_C::UNPCKHPS_VpsWdq)
|
|
bx_define_opcode(BX_IA_PACKSSDW_VdqWdq, BX_CPU_C::PACKSSDW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PUNPCKLQDQ_VdqWdq, BX_CPU_C::PUNPCKLQDQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PUNPCKHQDQ_VdqWdq, BX_CPU_C::PUNPCKHQDQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_MOVD_VdqEd, BX_CPU_C::MOVD_VdqEd)
|
|
bx_define_opcode(BX_IA_PSHUFD_VdqWdqIb, BX_CPU_C::PSHUFD_VdqWdqIb)
|
|
bx_define_opcode(BX_IA_PSHUFHW_VdqWdqIb, BX_CPU_C::PSHUFHW_VdqWdqIb)
|
|
bx_define_opcode(BX_IA_PCMPEQB_VdqWdq, BX_CPU_C::PCMPEQB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PCMPEQW_VdqWdq, BX_CPU_C::PCMPEQW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PCMPEQD_VdqWdq, BX_CPU_C::PCMPEQD_VdqWdq)
|
|
bx_define_opcode(BX_IA_MOVD_EdVd, BX_CPU_C::MOVD_EdVd)
|
|
bx_define_opcode(BX_IA_MOVQ_VqWq, BX_CPU_C::MOVQ_VqWq)
|
|
bx_define_opcode(BX_IA_CMPPD_VpdWpdIb, BX_CPU_C::CMPPD_VpdWpdIb)
|
|
bx_define_opcode(BX_IA_CMPSD_VsdWsdIb, BX_CPU_C::CMPSD_VsdWsdIb)
|
|
bx_define_opcode(BX_IA_MOVNTI_MdGd, BX_CPU_C::MOVNTI_MdGd)
|
|
bx_define_opcode(BX_IA_PINSRW_VdqEwIb, BX_CPU_C::PINSRW_VdqEwIb)
|
|
bx_define_opcode(BX_IA_PEXTRW_GdUdqIb, BX_CPU_C::PEXTRW_GdUdqIb)
|
|
bx_define_opcode(BX_IA_SHUFPD_VpdWpdIb, BX_CPU_C::SHUFPD_VpdWpdIb)
|
|
bx_define_opcode(BX_IA_PSRLW_VdqWdq, BX_CPU_C::PSRLW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSRLD_VdqWdq, BX_CPU_C::PSRLD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSRLQ_VdqWdq, BX_CPU_C::PSRLQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PADDQ_PqQq, BX_CPU_C::PADDQ_PqQq)
|
|
bx_define_opcode(BX_IA_PADDQ_VdqWdq, BX_CPU_C::PADDQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMULLW_VdqWdq, BX_CPU_C::PMULLW_VdqWdq)
|
|
bx_define_opcode(BX_IA_MOVQ_WqVq, BX_CPU_C::MOVQ_WqVq)
|
|
bx_define_opcode(BX_IA_MOVDQ2Q_PqVRq, BX_CPU_C::MOVDQ2Q_PqVRq)
|
|
bx_define_opcode(BX_IA_MOVQ2DQ_VdqQq, BX_CPU_C::MOVQ2DQ_VdqQq)
|
|
bx_define_opcode(BX_IA_PMOVMSKB_GdUdq, BX_CPU_C::PMOVMSKB_GdUdq)
|
|
bx_define_opcode(BX_IA_PSUBUSB_VdqWdq, BX_CPU_C::PSUBUSB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSUBUSW_VdqWdq, BX_CPU_C::PSUBUSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMINUB_VdqWdq, BX_CPU_C::PMINUB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PADDUSB_VdqWdq, BX_CPU_C::PADDUSB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PADDUSW_VdqWdq, BX_CPU_C::PADDUSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMAXUB_VdqWdq, BX_CPU_C::PMAXUB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PAVGB_VdqWdq, BX_CPU_C::PAVGB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSRAW_VdqWdq, BX_CPU_C::PSRAW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSRAD_VdqWdq, BX_CPU_C::PSRAD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PAVGW_VdqWdq, BX_CPU_C::PAVGW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMULHUW_VdqWdq, BX_CPU_C::PMULHUW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMULHW_VdqWdq, BX_CPU_C::PMULHW_VdqWdq)
|
|
bx_define_opcode(BX_IA_CVTTPD2DQ_VqWpd, BX_CPU_C::CVTTPD2DQ_VqWpd)
|
|
bx_define_opcode(BX_IA_CVTPD2DQ_VqWpd, BX_CPU_C::CVTPD2DQ_VqWpd)
|
|
bx_define_opcode(BX_IA_CVTDQ2PD_VpdWq, BX_CPU_C::CVTDQ2PD_VpdWq)
|
|
bx_define_opcode(BX_IA_PSUBSB_VdqWdq, BX_CPU_C::PSUBSB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSUBSW_VdqWdq, BX_CPU_C::PSUBSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMINSW_VdqWdq, BX_CPU_C::PMINSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PADDSB_VdqWdq, BX_CPU_C::PADDSB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PADDSW_VdqWdq, BX_CPU_C::PADDSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMAXSW_VdqWdq, BX_CPU_C::PMAXSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSLLW_VdqWdq, BX_CPU_C::PSLLW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSLLD_VdqWdq, BX_CPU_C::PSLLD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSLLQ_VdqWdq, BX_CPU_C::PSLLQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMULUDQ_PqQq, BX_CPU_C::PMULUDQ_PqQq)
|
|
bx_define_opcode(BX_IA_PMULUDQ_VdqWdq, BX_CPU_C::PMULUDQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMADDWD_VdqWdq, BX_CPU_C::PMADDWD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSADBW_VdqWdq, BX_CPU_C::PSADBW_VdqWdq)
|
|
bx_define_opcode(BX_IA_MASKMOVDQU_VdqUdq, BX_CPU_C::MASKMOVDQU_VdqUdq)
|
|
bx_define_opcode(BX_IA_PSUBB_VdqWdq, BX_CPU_C::PSUBB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSUBW_VdqWdq, BX_CPU_C::PSUBW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSUBD_VdqWdq, BX_CPU_C::PSUBD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSUBQ_PqQq, BX_CPU_C::PSUBQ_PqQq)
|
|
bx_define_opcode(BX_IA_PSUBQ_VdqWdq, BX_CPU_C::PSUBQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PADDB_VdqWdq, BX_CPU_C::PADDB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PADDW_VdqWdq, BX_CPU_C::PADDW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PADDD_VdqWdq, BX_CPU_C::PADDD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSRLW_UdqIb, BX_CPU_C::PSRLW_UdqIb)
|
|
bx_define_opcode(BX_IA_PSRAW_UdqIb, BX_CPU_C::PSRAW_UdqIb)
|
|
bx_define_opcode(BX_IA_PSLLW_UdqIb, BX_CPU_C::PSLLW_UdqIb)
|
|
bx_define_opcode(BX_IA_PSRLD_UdqIb, BX_CPU_C::PSRLD_UdqIb)
|
|
bx_define_opcode(BX_IA_PSRAD_UdqIb, BX_CPU_C::PSRAD_UdqIb)
|
|
bx_define_opcode(BX_IA_PSLLD_UdqIb, BX_CPU_C::PSLLD_UdqIb)
|
|
bx_define_opcode(BX_IA_PSRLQ_UdqIb, BX_CPU_C::PSRLQ_UdqIb)
|
|
bx_define_opcode(BX_IA_PSRLDQ_UdqIb, BX_CPU_C::PSRLDQ_UdqIb)
|
|
bx_define_opcode(BX_IA_PSLLQ_UdqIb, BX_CPU_C::PSLLQ_UdqIb)
|
|
bx_define_opcode(BX_IA_PSLLDQ_UdqIb, BX_CPU_C::PSLLDQ_UdqIb)
|
|
// SSE2
|
|
|
|
// SSE3
|
|
bx_define_opcode(BX_IA_MOVDDUP_VpdWq, BX_CPU_C::MOVDDUP_VpdWq)
|
|
bx_define_opcode(BX_IA_MOVSLDUP_VpsWps, BX_CPU_C::MOVSLDUP_VpsWps)
|
|
bx_define_opcode(BX_IA_MOVSHDUP_VpsWps, BX_CPU_C::MOVSHDUP_VpsWps)
|
|
bx_define_opcode(BX_IA_HADDPD_VpdWpd, BX_CPU_C::HADDPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_HADDPS_VpsWps, BX_CPU_C::HADDPS_VpsWps)
|
|
bx_define_opcode(BX_IA_HSUBPD_VpdWpd, BX_CPU_C::HSUBPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_HSUBPS_VpsWps, BX_CPU_C::HSUBPS_VpsWps)
|
|
bx_define_opcode(BX_IA_ADDSUBPD_VpdWpd, BX_CPU_C::ADDSUBPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_ADDSUBPS_VpsWps, BX_CPU_C::ADDSUBPS_VpsWps)
|
|
bx_define_opcode(BX_IA_LDDQU_VdqMdq, BX_CPU_C::LDDQU_VdqMdq)
|
|
// SSE3
|
|
|
|
#if (BX_SUPPORT_SSE >= 4) || (BX_SUPPORT_SSE >= 3 && BX_SUPPORT_SSE_EXTENSION > 0)
|
|
// SSSE3
|
|
bx_define_opcode(BX_IA_PSHUFB_PqQq, BX_CPU_C::PSHUFB_PqQq)
|
|
bx_define_opcode(BX_IA_PHADDW_PqQq, BX_CPU_C::PHADDW_PqQq)
|
|
bx_define_opcode(BX_IA_PHADDD_PqQq, BX_CPU_C::PHADDD_PqQq)
|
|
bx_define_opcode(BX_IA_PHADDSW_PqQq, BX_CPU_C::PHADDSW_PqQq)
|
|
bx_define_opcode(BX_IA_PMADDUBSW_PqQq, BX_CPU_C::PMADDUBSW_PqQq)
|
|
bx_define_opcode(BX_IA_PHSUBSW_PqQq, BX_CPU_C::PHSUBSW_PqQq)
|
|
bx_define_opcode(BX_IA_PHSUBW_PqQq, BX_CPU_C::PHSUBW_PqQq)
|
|
bx_define_opcode(BX_IA_PHSUBD_PqQq, BX_CPU_C::PHSUBD_PqQq)
|
|
bx_define_opcode(BX_IA_PSIGNB_PqQq, BX_CPU_C::PSIGNB_PqQq)
|
|
bx_define_opcode(BX_IA_PSIGNW_PqQq, BX_CPU_C::PSIGNW_PqQq)
|
|
bx_define_opcode(BX_IA_PSIGND_PqQq, BX_CPU_C::PSIGND_PqQq)
|
|
bx_define_opcode(BX_IA_PMULHRSW_PqQq, BX_CPU_C::PMULHRSW_PqQq)
|
|
bx_define_opcode(BX_IA_PABSB_PqQq, BX_CPU_C::PABSB_PqQq)
|
|
bx_define_opcode(BX_IA_PABSW_PqQq, BX_CPU_C::PABSW_PqQq)
|
|
bx_define_opcode(BX_IA_PABSD_PqQq, BX_CPU_C::PABSD_PqQq)
|
|
bx_define_opcode(BX_IA_PALIGNR_PqQqIb, BX_CPU_C::PALIGNR_PqQqIb)
|
|
bx_define_opcode(BX_IA_PSHUFB_VdqWdq, BX_CPU_C::PSHUFB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PHADDW_VdqWdq, BX_CPU_C::PHADDW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PHADDD_VdqWdq, BX_CPU_C::PHADDD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PHADDSW_VdqWdq, BX_CPU_C::PHADDSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMADDUBSW_VdqWdq, BX_CPU_C::PMADDUBSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PHSUBSW_VdqWdq, BX_CPU_C::PHSUBSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PHSUBW_VdqWdq, BX_CPU_C::PHSUBW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PHSUBD_VdqWdq, BX_CPU_C::PHSUBD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSIGNB_VdqWdq, BX_CPU_C::PSIGNB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSIGNW_VdqWdq, BX_CPU_C::PSIGNW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PSIGND_VdqWdq, BX_CPU_C::PSIGND_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMULHRSW_VdqWdq, BX_CPU_C::PMULHRSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PABSB_VdqWdq, BX_CPU_C::PABSB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PABSW_VdqWdq, BX_CPU_C::PABSW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PABSD_VdqWdq, BX_CPU_C::PABSD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PALIGNR_VdqWdqIb, BX_CPU_C::PALIGNR_VdqWdqIb)
|
|
// SSSE3
|
|
|
|
// SSE4.1
|
|
bx_define_opcode(BX_IA_PBLENDVB_VdqWdq, BX_CPU_C::PBLENDVB_VdqWdq)
|
|
bx_define_opcode(BX_IA_BLENDVPS_VpsWps, BX_CPU_C::BLENDVPS_VpsWps)
|
|
bx_define_opcode(BX_IA_BLENDVPD_VpdWpd, BX_CPU_C::BLENDVPD_VpdWpd)
|
|
bx_define_opcode(BX_IA_PTEST_VdqWdq, BX_CPU_C::PTEST_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMULDQ_VdqWdq, BX_CPU_C::PMULDQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PCMPEQQ_VdqWdq, BX_CPU_C::PCMPEQQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PACKUSDW_VdqWdq, BX_CPU_C::PACKUSDW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMOVSXBW_VdqWq, BX_CPU_C::PMOVSXBW_VdqWq)
|
|
bx_define_opcode(BX_IA_PMOVSXBD_VdqWd, BX_CPU_C::PMOVSXBD_VdqWd)
|
|
bx_define_opcode(BX_IA_PMOVSXBQ_VdqWw, BX_CPU_C::PMOVSXBQ_VdqWw)
|
|
bx_define_opcode(BX_IA_PMOVSXWD_VdqWq, BX_CPU_C::PMOVSXWD_VdqWq)
|
|
bx_define_opcode(BX_IA_PMOVSXWQ_VdqWd, BX_CPU_C::PMOVSXWQ_VdqWd)
|
|
bx_define_opcode(BX_IA_PMOVSXDQ_VdqWq, BX_CPU_C::PMOVSXDQ_VdqWq)
|
|
bx_define_opcode(BX_IA_PMOVZXBW_VdqWq, BX_CPU_C::PMOVZXBW_VdqWq)
|
|
bx_define_opcode(BX_IA_PMOVZXBD_VdqWd, BX_CPU_C::PMOVZXBD_VdqWd)
|
|
bx_define_opcode(BX_IA_PMOVZXBQ_VdqWw, BX_CPU_C::PMOVZXBQ_VdqWw)
|
|
bx_define_opcode(BX_IA_PMOVZXWD_VdqWq, BX_CPU_C::PMOVZXWD_VdqWq)
|
|
bx_define_opcode(BX_IA_PMOVZXWQ_VdqWd, BX_CPU_C::PMOVZXWQ_VdqWd)
|
|
bx_define_opcode(BX_IA_PMOVZXDQ_VdqWq, BX_CPU_C::PMOVZXDQ_VdqWq)
|
|
bx_define_opcode(BX_IA_PMINSB_VdqWdq, BX_CPU_C::PMINSB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMINSD_VdqWdq, BX_CPU_C::PMINSD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMINUW_VdqWdq, BX_CPU_C::PMINUW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMINUD_VdqWdq, BX_CPU_C::PMINUD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMAXSB_VdqWdq, BX_CPU_C::PMAXSB_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMAXSD_VdqWdq, BX_CPU_C::PMAXSD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMAXUW_VdqWdq, BX_CPU_C::PMAXUW_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMAXUD_VdqWdq, BX_CPU_C::PMAXUD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PMULLD_VdqWdq, BX_CPU_C::PMULLD_VdqWdq)
|
|
bx_define_opcode(BX_IA_PHMINPOSUW_VdqWdq, BX_CPU_C::PHMINPOSUW_VdqWdq)
|
|
bx_define_opcode(BX_IA_ROUNDPS_VpsWpsIb, BX_CPU_C::ROUNDPS_VpsWpsIb)
|
|
bx_define_opcode(BX_IA_ROUNDPD_VpdWpdIb, BX_CPU_C::ROUNDPD_VpdWpdIb)
|
|
bx_define_opcode(BX_IA_ROUNDSS_VssWssIb, BX_CPU_C::ROUNDSS_VssWssIb)
|
|
bx_define_opcode(BX_IA_ROUNDSD_VsdWsdIb, BX_CPU_C::ROUNDSD_VsdWsdIb)
|
|
bx_define_opcode(BX_IA_BLENDPS_VpsWpsIb, BX_CPU_C::BLENDPS_VpsWpsIb)
|
|
bx_define_opcode(BX_IA_BLENDPD_VpdWpdIb, BX_CPU_C::BLENDPD_VpdWpdIb)
|
|
bx_define_opcode(BX_IA_PBLENDW_VdqWdqIb, BX_CPU_C::PBLENDW_VdqWdqIb)
|
|
bx_define_opcode(BX_IA_PEXTRB_HbdUdqIb, BX_CPU_C::PEXTRB_HbdUdqIb)
|
|
bx_define_opcode(BX_IA_PEXTRW_HwdUdqIb, BX_CPU_C::PEXTRW_HwdUdqIb)
|
|
bx_define_opcode(BX_IA_PEXTRD_HdUdqIb, BX_CPU_C::PEXTRD_HdUdqIb)
|
|
bx_define_opcode(BX_IA_EXTRACTPS_HdUpsIb, BX_CPU_C::EXTRACTPS_HdUpsIb)
|
|
bx_define_opcode(BX_IA_PINSRB_VdqEbIb, BX_CPU_C::PINSRB_VdqEbIb)
|
|
bx_define_opcode(BX_IA_INSERTPS_VpsWssIb, BX_CPU_C::INSERTPS_VpsWssIb)
|
|
bx_define_opcode(BX_IA_PINSRD_VdqEdIb, BX_CPU_C::PINSRD_VdqEdIb)
|
|
bx_define_opcode(BX_IA_DPPS_VpsWpsIb, BX_CPU_C::DPPS_VpsWpsIb)
|
|
bx_define_opcode(BX_IA_DPPD_VpdWpdIb, BX_CPU_C::DPPD_VpdWpdIb)
|
|
bx_define_opcode(BX_IA_MPSADBW_VdqWdqIb, BX_CPU_C::MPSADBW_VdqWdqIb)
|
|
bx_define_opcode(BX_IA_MOVNTDQA_VdqMdq, BX_CPU_C::MOVNTDQA_VdqMdq)
|
|
// SSE4.1
|
|
|
|
// SSE4.2
|
|
bx_define_opcode(BX_IA_CRC32_GdEb, BX_CPU_C::CRC32_GdEb)
|
|
bx_define_opcode(BX_IA_CRC32_GdEv, BX_CPU_C::CRC32_GdEv)
|
|
bx_define_opcode(BX_IA_PCMPGTQ_VdqWdq, BX_CPU_C::PCMPGTQ_VdqWdq)
|
|
bx_define_opcode(BX_IA_PCMPESTRM_VdqWdqIb, BX_CPU_C::PCMPESTRM_VdqWdqIb)
|
|
bx_define_opcode(BX_IA_PCMPESTRI_VdqWdqIb, BX_CPU_C::PCMPESTRI_VdqWdqIb)
|
|
bx_define_opcode(BX_IA_PCMPISTRM_VdqWdqIb, BX_CPU_C::PCMPISTRM_VdqWdqIb)
|
|
bx_define_opcode(BX_IA_PCMPISTRI_VdqWdqIb, BX_CPU_C::PCMPISTRI_VdqWdqIb)
|
|
// SSE4.2
|
|
#endif
|
|
|
|
// XSAVE extensions
|
|
bx_define_opcode(BX_IA_XRSTOR, BX_CPU_C::XRSTOR)
|
|
bx_define_opcode(BX_IA_XSAVE, BX_CPU_C::XSAVE)
|
|
bx_define_opcode(BX_IA_XSETBV, BX_CPU_C::XSETBV)
|
|
bx_define_opcode(BX_IA_XGETBV, BX_CPU_C::XGETBV)
|
|
|
|
// AES instructions
|
|
bx_define_opcode(BX_IA_AESIMC_VdqWdq, BX_CPU_C::AESIMC_VdqWdq)
|
|
bx_define_opcode(BX_IA_AESENC_VdqWdq, BX_CPU_C::AESENC_VdqWdq)
|
|
bx_define_opcode(BX_IA_AESENCLAST_VdqWdq, BX_CPU_C::AESENCLAST_VdqWdq)
|
|
bx_define_opcode(BX_IA_AESDEC_VdqWdq, BX_CPU_C::AESDEC_VdqWdq)
|
|
bx_define_opcode(BX_IA_AESDECLAST_VdqWdq, BX_CPU_C::AESDECLAST_VdqWdq)
|
|
bx_define_opcode(BX_IA_AESKEYGENASSIST_VdqWdqIb, BX_CPU_C::AESKEYGENASSIST_VdqWdqIb)
|
|
|
|
#if BX_SUPPORT_X86_64
|
|
bx_define_opcode(BX_IA_ADD_GqEqM, BX_CPU_C::ADD_GqEqM)
|
|
bx_define_opcode(BX_IA_OR_GqEqM, BX_CPU_C::OR_GqEqM)
|
|
bx_define_opcode(BX_IA_ADC_GqEqM, BX_CPU_C::ADC_GqEqM)
|
|
bx_define_opcode(BX_IA_SBB_GqEqM, BX_CPU_C::SBB_GqEqM)
|
|
bx_define_opcode(BX_IA_AND_GqEqM, BX_CPU_C::AND_GqEqM)
|
|
bx_define_opcode(BX_IA_SUB_GqEqM, BX_CPU_C::SUB_GqEqM)
|
|
bx_define_opcode(BX_IA_XOR_GqEqM, BX_CPU_C::XOR_GqEqM)
|
|
bx_define_opcode(BX_IA_CMP_GqEqM, BX_CPU_C::CMP_GqEqM)
|
|
bx_define_opcode(BX_IA_ADD_GqEqR, BX_CPU_C::ADD_GqEqR)
|
|
bx_define_opcode(BX_IA_OR_GqEqR, BX_CPU_C::OR_GqEqR)
|
|
bx_define_opcode(BX_IA_ADC_GqEqR, BX_CPU_C::ADC_GqEqR)
|
|
bx_define_opcode(BX_IA_SBB_GqEqR, BX_CPU_C::SBB_GqEqR)
|
|
bx_define_opcode(BX_IA_AND_GqEqR, BX_CPU_C::AND_GqEqR)
|
|
bx_define_opcode(BX_IA_SUB_GqEqR, BX_CPU_C::SUB_GqEqR)
|
|
bx_define_opcode(BX_IA_XOR_GqEqR, BX_CPU_C::XOR_GqEqR)
|
|
bx_define_opcode(BX_IA_CMP_GqEqR, BX_CPU_C::CMP_GqEqR)
|
|
bx_define_opcode(BX_IA_ADD_RAXId, BX_CPU_C::ADD_RAXId)
|
|
bx_define_opcode(BX_IA_OR_RAXId, BX_CPU_C::OR_RAXId)
|
|
bx_define_opcode(BX_IA_ADC_RAXId, BX_CPU_C::ADC_RAXId)
|
|
bx_define_opcode(BX_IA_SBB_RAXId, BX_CPU_C::SBB_RAXId)
|
|
bx_define_opcode(BX_IA_AND_RAXId, BX_CPU_C::AND_RAXId)
|
|
bx_define_opcode(BX_IA_SUB_RAXId, BX_CPU_C::SUB_RAXId)
|
|
bx_define_opcode(BX_IA_XOR_RAXId, BX_CPU_C::XOR_RAXId)
|
|
bx_define_opcode(BX_IA_CMP_RAXId, BX_CPU_C::CMP_RAXId)
|
|
bx_define_opcode(BX_IA_ADD_EqGqM, BX_CPU_C::ADD_EqGqM)
|
|
bx_define_opcode(BX_IA_OR_EqGqM, BX_CPU_C::OR_EqGqM)
|
|
bx_define_opcode(BX_IA_ADC_EqGqM, BX_CPU_C::ADC_EqGqM)
|
|
bx_define_opcode(BX_IA_SBB_EqGqM, BX_CPU_C::SBB_EqGqM)
|
|
bx_define_opcode(BX_IA_AND_EqGqM, BX_CPU_C::AND_EqGqM)
|
|
bx_define_opcode(BX_IA_SUB_EqGqM, BX_CPU_C::SUB_EqGqM)
|
|
bx_define_opcode(BX_IA_XOR_EqGqM, BX_CPU_C::XOR_EqGqM)
|
|
bx_define_opcode(BX_IA_CMP_EqGqM, BX_CPU_C::CMP_EqGqM)
|
|
bx_define_opcode(BX_IA_ADD_EqGqR, BX_CPU_C::ADD_EqGqR)
|
|
bx_define_opcode(BX_IA_OR_EqGqR, BX_CPU_C::OR_EqGqR)
|
|
bx_define_opcode(BX_IA_ADC_EqGqR, BX_CPU_C::ADC_EqGqR)
|
|
bx_define_opcode(BX_IA_SBB_EqGqR, BX_CPU_C::SBB_EqGqR)
|
|
bx_define_opcode(BX_IA_AND_EqGqR, BX_CPU_C::AND_EqGqR)
|
|
bx_define_opcode(BX_IA_SUB_EqGqR, BX_CPU_C::SUB_EqGqR)
|
|
bx_define_opcode(BX_IA_XOR_EqGqR, BX_CPU_C::XOR_EqGqR)
|
|
bx_define_opcode(BX_IA_CMP_EqGqR, BX_CPU_C::CMP_EqGqR)
|
|
bx_define_opcode(BX_IA_ADD_EqIdM, BX_CPU_C::ADD_EqIdM)
|
|
bx_define_opcode(BX_IA_OR_EqIdM, BX_CPU_C::OR_EqIdM)
|
|
bx_define_opcode(BX_IA_ADC_EqIdM, BX_CPU_C::ADC_EqIdM)
|
|
bx_define_opcode(BX_IA_SBB_EqIdM, BX_CPU_C::SBB_EqIdM)
|
|
bx_define_opcode(BX_IA_AND_EqIdM, BX_CPU_C::AND_EqIdM)
|
|
bx_define_opcode(BX_IA_SUB_EqIdM, BX_CPU_C::SUB_EqIdM)
|
|
bx_define_opcode(BX_IA_XOR_EqIdM, BX_CPU_C::XOR_EqIdM)
|
|
bx_define_opcode(BX_IA_CMP_EqIdM, BX_CPU_C::CMP_EqIdM)
|
|
bx_define_opcode(BX_IA_ADD_EqIdR, BX_CPU_C::ADD_EqIdR)
|
|
bx_define_opcode(BX_IA_OR_EqIdR, BX_CPU_C::OR_EqIdR)
|
|
bx_define_opcode(BX_IA_ADC_EqIdR, BX_CPU_C::ADC_EqIdR)
|
|
bx_define_opcode(BX_IA_SBB_EqIdR, BX_CPU_C::SBB_EqIdR)
|
|
bx_define_opcode(BX_IA_AND_EqIdR, BX_CPU_C::AND_EqIdR)
|
|
bx_define_opcode(BX_IA_SUB_EqIdR, BX_CPU_C::SUB_EqIdR)
|
|
bx_define_opcode(BX_IA_XOR_EqIdR, BX_CPU_C::XOR_EqIdR)
|
|
bx_define_opcode(BX_IA_CMP_EqIdR, BX_CPU_C::CMP_EqIdR)
|
|
bx_define_opcode(BX_IA_TEST_EqGqR, BX_CPU_C::TEST_EqGqR)
|
|
bx_define_opcode(BX_IA_TEST_EqGqM, BX_CPU_C::TEST_EqGqM)
|
|
bx_define_opcode(BX_IA_TEST_RAXId, BX_CPU_C::TEST_RAXId)
|
|
bx_define_opcode(BX_IA_XCHG_EqGqR, BX_CPU_C::XCHG_EqGqR)
|
|
bx_define_opcode(BX_IA_XCHG_EqGqM, BX_CPU_C::XCHG_EqGqM)
|
|
bx_define_opcode(BX_IA_LEA_GqM, BX_CPU_C::LEA_GqM)
|
|
bx_define_opcode(BX_IA_MOV_RAXOq, BX_CPU_C::MOV_RAXOq)
|
|
bx_define_opcode(BX_IA_MOV_OqRAX, BX_CPU_C::MOV_OqRAX)
|
|
bx_define_opcode(BX_IA_MOV_EAXOq, BX_CPU_C::MOV_EAXOq)
|
|
bx_define_opcode(BX_IA_MOV_OqEAX, BX_CPU_C::MOV_OqEAX)
|
|
bx_define_opcode(BX_IA_MOV_AXOq, BX_CPU_C::MOV_AXOq)
|
|
bx_define_opcode(BX_IA_MOV_OqAX, BX_CPU_C::MOV_OqAX)
|
|
bx_define_opcode(BX_IA_MOV_ALOq, BX_CPU_C::MOV_ALOq)
|
|
bx_define_opcode(BX_IA_MOV_OqAL, BX_CPU_C::MOV_OqAL)
|
|
bx_define_opcode(BX_IA_MOV_EqGqR, BX_CPU_C::MOV_EqGqR)
|
|
bx_define_opcode(BX_IA_MOV_EqGqM, BX_CPU_C::MOV_EqGqM)
|
|
bx_define_opcode(BX_IA_MOV_GqEqR, BX_CPU_C::MOV_GqEqR)
|
|
bx_define_opcode(BX_IA_MOV_GqEqM, BX_CPU_C::MOV_GqEqM)
|
|
bx_define_opcode(BX_IA_MOV_EqIdR, BX_CPU_C::MOV_EqIdR)
|
|
bx_define_opcode(BX_IA_MOV_EqIdM, BX_CPU_C::MOV_EqIdM)
|
|
bx_define_opcode(BX_IA_REP_MOVSQ_XqYq, BX_CPU_C::REP_MOVSQ_XqYq)
|
|
bx_define_opcode(BX_IA_REP_CMPSQ_XqYq, BX_CPU_C::REP_CMPSQ_XqYq)
|
|
bx_define_opcode(BX_IA_REP_STOSQ_YqRAX, BX_CPU_C::REP_STOSQ_YqRAX)
|
|
bx_define_opcode(BX_IA_REP_LODSQ_RAXXq, BX_CPU_C::REP_LODSQ_RAXXq)
|
|
bx_define_opcode(BX_IA_REP_SCASQ_RAXXq, BX_CPU_C::REP_SCASQ_RAXXq)
|
|
bx_define_opcode(BX_IA_CMPSB64_XbYb, BX_CPU_C::CMPSB64_XbYb)
|
|
bx_define_opcode(BX_IA_CMPSW64_XwYw, BX_CPU_C::CMPSW64_XwYw)
|
|
bx_define_opcode(BX_IA_CMPSD64_XdYd, BX_CPU_C::CMPSD64_XdYd)
|
|
bx_define_opcode(BX_IA_SCASB64_ALXb, BX_CPU_C::SCASB64_ALXb)
|
|
bx_define_opcode(BX_IA_SCASW64_AXXw, BX_CPU_C::SCASW64_AXXw)
|
|
bx_define_opcode(BX_IA_SCASD64_EAXXd, BX_CPU_C::SCASD64_EAXXd)
|
|
bx_define_opcode(BX_IA_LODSB64_ALXb, BX_CPU_C::LODSB64_ALXb)
|
|
bx_define_opcode(BX_IA_LODSW64_AXXw, BX_CPU_C::LODSW64_AXXw)
|
|
bx_define_opcode(BX_IA_LODSD64_EAXXd, BX_CPU_C::LODSD64_EAXXd)
|
|
bx_define_opcode(BX_IA_STOSB64_YbAL, BX_CPU_C::STOSB64_YbAL)
|
|
bx_define_opcode(BX_IA_STOSW64_YwAX, BX_CPU_C::STOSW64_YwAX)
|
|
bx_define_opcode(BX_IA_STOSD64_YdEAX, BX_CPU_C::STOSD64_YdEAX)
|
|
bx_define_opcode(BX_IA_MOVSB64_XbYb, BX_CPU_C::MOVSB64_XbYb)
|
|
bx_define_opcode(BX_IA_MOVSW64_XwYw, BX_CPU_C::MOVSW64_XwYw)
|
|
bx_define_opcode(BX_IA_MOVSD64_XdYd, BX_CPU_C::MOVSD64_XdYd)
|
|
bx_define_opcode(BX_IA_CMPSQ32_XqYq, BX_CPU_C::CMPSQ32_XqYq)
|
|
bx_define_opcode(BX_IA_CMPSQ64_XqYq, BX_CPU_C::CMPSQ64_XqYq)
|
|
bx_define_opcode(BX_IA_SCASQ32_RAXXq, BX_CPU_C::SCASQ32_RAXXq)
|
|
bx_define_opcode(BX_IA_SCASQ64_RAXXq, BX_CPU_C::SCASQ64_RAXXq)
|
|
bx_define_opcode(BX_IA_LODSQ32_RAXXq, BX_CPU_C::LODSQ32_RAXXq)
|
|
bx_define_opcode(BX_IA_LODSQ64_RAXXq, BX_CPU_C::LODSQ64_RAXXq)
|
|
bx_define_opcode(BX_IA_STOSQ32_YqRAX, BX_CPU_C::STOSQ32_YqRAX)
|
|
bx_define_opcode(BX_IA_STOSQ64_YqRAX, BX_CPU_C::STOSQ64_YqRAX)
|
|
bx_define_opcode(BX_IA_MOVSQ32_XqYq, BX_CPU_C::MOVSQ32_XqYq)
|
|
bx_define_opcode(BX_IA_MOVSQ64_XqYq, BX_CPU_C::MOVSQ64_XqYq)
|
|
bx_define_opcode(BX_IA_CALL_Jq, BX_CPU_C::CALL_Jq)
|
|
bx_define_opcode(BX_IA_JMP_Jq, BX_CPU_C::JMP_Jq)
|
|
bx_define_opcode(BX_IA_JO_Jq, BX_CPU_C::JO_Jq)
|
|
bx_define_opcode(BX_IA_JNO_Jq, BX_CPU_C::JNO_Jq)
|
|
bx_define_opcode(BX_IA_JB_Jq, BX_CPU_C::JB_Jq)
|
|
bx_define_opcode(BX_IA_JNB_Jq, BX_CPU_C::JNB_Jq)
|
|
bx_define_opcode(BX_IA_JZ_Jq, BX_CPU_C::JZ_Jq)
|
|
bx_define_opcode(BX_IA_JNZ_Jq, BX_CPU_C::JNZ_Jq)
|
|
bx_define_opcode(BX_IA_JBE_Jq, BX_CPU_C::JBE_Jq)
|
|
bx_define_opcode(BX_IA_JNBE_Jq, BX_CPU_C::JNBE_Jq)
|
|
bx_define_opcode(BX_IA_JS_Jq, BX_CPU_C::JS_Jq)
|
|
bx_define_opcode(BX_IA_JNS_Jq, BX_CPU_C::JNS_Jq)
|
|
bx_define_opcode(BX_IA_JP_Jq, BX_CPU_C::JP_Jq)
|
|
bx_define_opcode(BX_IA_JNP_Jq, BX_CPU_C::JNP_Jq)
|
|
bx_define_opcode(BX_IA_JL_Jq, BX_CPU_C::JL_Jq)
|
|
bx_define_opcode(BX_IA_JNL_Jq, BX_CPU_C::JNL_Jq)
|
|
bx_define_opcode(BX_IA_JLE_Jq, BX_CPU_C::JLE_Jq)
|
|
bx_define_opcode(BX_IA_JNLE_Jq, BX_CPU_C::JNLE_Jq)
|
|
bx_define_opcode(BX_IA_ENTER64_IwIb, BX_CPU_C::ENTER64_IwIb)
|
|
bx_define_opcode(BX_IA_LEAVE64, BX_CPU_C::LEAVE64)
|
|
bx_define_opcode(BX_IA_IRET64, BX_CPU_C::IRET64)
|
|
bx_define_opcode(BX_IA_MOV_CqRq, BX_CPU_C::MOV_CqRq)
|
|
bx_define_opcode(BX_IA_MOV_DqRq, BX_CPU_C::MOV_DqRq)
|
|
bx_define_opcode(BX_IA_MOV_RqCq, BX_CPU_C::MOV_RqCq)
|
|
bx_define_opcode(BX_IA_MOV_RqDq, BX_CPU_C::MOV_RqDq)
|
|
bx_define_opcode(BX_IA_SHLD_EqGqR, BX_CPU_C::SHLD_EqGqR)
|
|
bx_define_opcode(BX_IA_SHLD_EqGqM, BX_CPU_C::SHLD_EqGqM)
|
|
bx_define_opcode(BX_IA_SHRD_EqGqR, BX_CPU_C::SHRD_EqGqR)
|
|
bx_define_opcode(BX_IA_SHRD_EqGqM, BX_CPU_C::SHRD_EqGqM)
|
|
bx_define_opcode(BX_IA_IMUL_GqEq, BX_CPU_C::IMUL_GqEq)
|
|
bx_define_opcode(BX_IA_IMUL_GqEqId, BX_CPU_C::IMUL_GqEqId)
|
|
bx_define_opcode(BX_IA_MOVZX_GqEbM, BX_CPU_C::MOVZX_GqEbM)
|
|
bx_define_opcode(BX_IA_MOVZX_GqEwM, BX_CPU_C::MOVZX_GqEwM)
|
|
bx_define_opcode(BX_IA_MOVSX_GqEbM, BX_CPU_C::MOVSX_GqEbM)
|
|
bx_define_opcode(BX_IA_MOVSX_GqEwM, BX_CPU_C::MOVSX_GqEwM)
|
|
bx_define_opcode(BX_IA_MOVSX_GqEdM, BX_CPU_C::MOVSX_GqEdM)
|
|
bx_define_opcode(BX_IA_MOVZX_GqEbR, BX_CPU_C::MOVZX_GqEbR)
|
|
bx_define_opcode(BX_IA_MOVZX_GqEwR, BX_CPU_C::MOVZX_GqEwR)
|
|
bx_define_opcode(BX_IA_MOVSX_GqEbR, BX_CPU_C::MOVSX_GqEbR)
|
|
bx_define_opcode(BX_IA_MOVSX_GqEwR, BX_CPU_C::MOVSX_GqEwR)
|
|
bx_define_opcode(BX_IA_MOVSX_GqEdR, BX_CPU_C::MOVSX_GqEdR)
|
|
bx_define_opcode(BX_IA_BSF_GqEq, BX_CPU_C::BSF_GqEq)
|
|
bx_define_opcode(BX_IA_BSR_GqEq, BX_CPU_C::BSR_GqEq)
|
|
bx_define_opcode(BX_IA_BT_EqGqM, BX_CPU_C::BT_EqGqM)
|
|
bx_define_opcode(BX_IA_BTS_EqGqM, BX_CPU_C::BTS_EqGqM)
|
|
bx_define_opcode(BX_IA_BTR_EqGqM, BX_CPU_C::BTR_EqGqM)
|
|
bx_define_opcode(BX_IA_BTC_EqGqM, BX_CPU_C::BTC_EqGqM)
|
|
bx_define_opcode(BX_IA_BT_EqGqR, BX_CPU_C::BT_EqGqR)
|
|
bx_define_opcode(BX_IA_BTS_EqGqR, BX_CPU_C::BTS_EqGqR)
|
|
bx_define_opcode(BX_IA_BTR_EqGqR, BX_CPU_C::BTR_EqGqR)
|
|
bx_define_opcode(BX_IA_BTC_EqGqR, BX_CPU_C::BTC_EqGqR)
|
|
bx_define_opcode(BX_IA_BT_EqIbM, BX_CPU_C::BT_EqIbM)
|
|
bx_define_opcode(BX_IA_BTS_EqIbM, BX_CPU_C::BTS_EqIbM)
|
|
bx_define_opcode(BX_IA_BTR_EqIbM, BX_CPU_C::BTR_EqIbM)
|
|
bx_define_opcode(BX_IA_BTC_EqIbM, BX_CPU_C::BTC_EqIbM)
|
|
bx_define_opcode(BX_IA_BT_EqIbR, BX_CPU_C::BT_EqIbR)
|
|
bx_define_opcode(BX_IA_BTS_EqIbR, BX_CPU_C::BTS_EqIbR)
|
|
bx_define_opcode(BX_IA_BTR_EqIbR, BX_CPU_C::BTR_EqIbR)
|
|
bx_define_opcode(BX_IA_BTC_EqIbR, BX_CPU_C::BTC_EqIbR)
|
|
bx_define_opcode(BX_IA_BSWAP_RRX, BX_CPU_C::BSWAP_RRX)
|
|
bx_define_opcode(BX_IA_ROL_EqM, BX_CPU_C::ROL_EqM)
|
|
bx_define_opcode(BX_IA_ROR_EqM, BX_CPU_C::ROR_EqM)
|
|
bx_define_opcode(BX_IA_RCL_EqM, BX_CPU_C::RCL_EqM)
|
|
bx_define_opcode(BX_IA_RCR_EqM, BX_CPU_C::RCR_EqM)
|
|
bx_define_opcode(BX_IA_SHL_EqM, BX_CPU_C::SHL_EqM)
|
|
bx_define_opcode(BX_IA_SHR_EqM, BX_CPU_C::SHR_EqM)
|
|
bx_define_opcode(BX_IA_SAR_EqM, BX_CPU_C::SAR_EqM)
|
|
bx_define_opcode(BX_IA_ROL_EqR, BX_CPU_C::ROL_EqR)
|
|
bx_define_opcode(BX_IA_ROR_EqR, BX_CPU_C::ROR_EqR)
|
|
bx_define_opcode(BX_IA_RCL_EqR, BX_CPU_C::RCL_EqR)
|
|
bx_define_opcode(BX_IA_RCR_EqR, BX_CPU_C::RCR_EqR)
|
|
bx_define_opcode(BX_IA_SHL_EqR, BX_CPU_C::SHL_EqR)
|
|
bx_define_opcode(BX_IA_SHR_EqR, BX_CPU_C::SHR_EqR)
|
|
bx_define_opcode(BX_IA_SAR_EqR, BX_CPU_C::SAR_EqR)
|
|
bx_define_opcode(BX_IA_NOT_EqM, BX_CPU_C::NOT_EqM)
|
|
bx_define_opcode(BX_IA_NEG_EqM, BX_CPU_C::NEG_EqM)
|
|
bx_define_opcode(BX_IA_NOT_EqR, BX_CPU_C::NOT_EqR)
|
|
bx_define_opcode(BX_IA_NEG_EqR, BX_CPU_C::NEG_EqR)
|
|
bx_define_opcode(BX_IA_TEST_EqIdM, BX_CPU_C::TEST_EqIdM)
|
|
bx_define_opcode(BX_IA_TEST_EqIdR, BX_CPU_C::TEST_EqIdR)
|
|
bx_define_opcode(BX_IA_MUL_RAXEq, BX_CPU_C::MUL_RAXEq)
|
|
bx_define_opcode(BX_IA_IMUL_RAXEq, BX_CPU_C::IMUL_RAXEq)
|
|
bx_define_opcode(BX_IA_DIV_RAXEq, BX_CPU_C::DIV_RAXEq)
|
|
bx_define_opcode(BX_IA_IDIV_RAXEq, BX_CPU_C::IDIV_RAXEq)
|
|
bx_define_opcode(BX_IA_INC_EqM, BX_CPU_C::INC_EqM)
|
|
bx_define_opcode(BX_IA_DEC_EqM, BX_CPU_C::DEC_EqM)
|
|
bx_define_opcode(BX_IA_INC_EqR, BX_CPU_C::INC_EqR)
|
|
bx_define_opcode(BX_IA_DEC_EqR, BX_CPU_C::DEC_EqR)
|
|
bx_define_opcode(BX_IA_CALL_EqM, BX_CPU_C::CALL_EqM)
|
|
bx_define_opcode(BX_IA_CALL_EqR, BX_CPU_C::CALL_EqR)
|
|
bx_define_opcode(BX_IA_CALL64_Ep, BX_CPU_C::CALL64_Ep)
|
|
bx_define_opcode(BX_IA_JMP_EqM, BX_CPU_C::JMP_EqM)
|
|
bx_define_opcode(BX_IA_JMP_EqR, BX_CPU_C::JMP_EqR)
|
|
bx_define_opcode(BX_IA_JMP64_Ep, BX_CPU_C::JMP64_Ep)
|
|
bx_define_opcode(BX_IA_PUSHF_Fq, BX_CPU_C::PUSHF_Fq)
|
|
bx_define_opcode(BX_IA_POPF_Fq, BX_CPU_C::POPF_Fq)
|
|
bx_define_opcode(BX_IA_CMPXCHG_EqGqR, BX_CPU_C::CMPXCHG_EqGqR)
|
|
bx_define_opcode(BX_IA_CMPXCHG_EqGqM, BX_CPU_C::CMPXCHG_EqGqM)
|
|
bx_define_opcode(BX_IA_CDQE, BX_CPU_C::CDQE)
|
|
bx_define_opcode(BX_IA_CQO, BX_CPU_C::CQO)
|
|
bx_define_opcode(BX_IA_XADD_EqGqR, BX_CPU_C::XADD_EqGqR)
|
|
bx_define_opcode(BX_IA_XADD_EqGqM, BX_CPU_C::XADD_EqGqM)
|
|
bx_define_opcode(BX_IA_RETnear64_Iw, BX_CPU_C::RETnear64_Iw)
|
|
bx_define_opcode(BX_IA_RETnear64, BX_CPU_C::RETnear64)
|
|
bx_define_opcode(BX_IA_RETfar64_Iw, BX_CPU_C::RETfar64_Iw)
|
|
bx_define_opcode(BX_IA_RETfar64, BX_CPU_C::RETfar64)
|
|
bx_define_opcode(BX_IA_CMOVO_GqEqM, BX_CPU_C::CMOVO_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVNO_GqEqM, BX_CPU_C::CMOVNO_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVB_GqEqM, BX_CPU_C::CMOVB_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVNB_GqEqM, BX_CPU_C::CMOVNB_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVZ_GqEqM, BX_CPU_C::CMOVZ_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVNZ_GqEqM, BX_CPU_C::CMOVNZ_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVBE_GqEqM, BX_CPU_C::CMOVBE_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVNBE_GqEqM, BX_CPU_C::CMOVNBE_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVS_GqEqM, BX_CPU_C::CMOVS_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVNS_GqEqM, BX_CPU_C::CMOVNS_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVP_GqEqM, BX_CPU_C::CMOVP_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVNP_GqEqM, BX_CPU_C::CMOVNP_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVL_GqEqM, BX_CPU_C::CMOVL_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVNL_GqEqM, BX_CPU_C::CMOVNL_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVLE_GqEqM, BX_CPU_C::CMOVLE_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVNLE_GqEqM, BX_CPU_C::CMOVNLE_GqEqM)
|
|
bx_define_opcode(BX_IA_CMOVO_GqEqR, BX_CPU_C::CMOVO_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVNO_GqEqR, BX_CPU_C::CMOVNO_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVB_GqEqR, BX_CPU_C::CMOVB_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVNB_GqEqR, BX_CPU_C::CMOVNB_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVZ_GqEqR, BX_CPU_C::CMOVZ_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVNZ_GqEqR, BX_CPU_C::CMOVNZ_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVBE_GqEqR, BX_CPU_C::CMOVBE_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVNBE_GqEqR, BX_CPU_C::CMOVNBE_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVS_GqEqR, BX_CPU_C::CMOVS_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVNS_GqEqR, BX_CPU_C::CMOVNS_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVP_GqEqR, BX_CPU_C::CMOVP_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVNP_GqEqR, BX_CPU_C::CMOVNP_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVL_GqEqR, BX_CPU_C::CMOVL_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVNL_GqEqR, BX_CPU_C::CMOVNL_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVLE_GqEqR, BX_CPU_C::CMOVLE_GqEqR)
|
|
bx_define_opcode(BX_IA_CMOVNLE_GqEqR, BX_CPU_C::CMOVNLE_GqEqR)
|
|
bx_define_opcode(BX_IA_MOV_RRXIq, BX_CPU_C::MOV_RRXIq)
|
|
bx_define_opcode(BX_IA_PUSH_EqM, BX_CPU_C::PUSH_EqM)
|
|
bx_define_opcode(BX_IA_PUSH_EqR, BX_CPU_C::PUSH_RRX)
|
|
bx_define_opcode(BX_IA_PUSH_RRX, BX_CPU_C::PUSH_RRX)
|
|
bx_define_opcode(BX_IA_POP_EqM, BX_CPU_C::POP_EqM)
|
|
bx_define_opcode(BX_IA_POP_EqR, BX_CPU_C::POP_RRX)
|
|
bx_define_opcode(BX_IA_POP_RRX, BX_CPU_C::POP_RRX)
|
|
bx_define_opcode(BX_IA_XCHG_RRXRAX, BX_CPU_C::XCHG_RRXRAX)
|
|
bx_define_opcode(BX_IA_PUSH64_Id, BX_CPU_C::PUSH64_Id)
|
|
bx_define_opcode(BX_IA_PUSH64_FS, BX_CPU_C::PUSH64_FS)
|
|
bx_define_opcode(BX_IA_POP64_FS, BX_CPU_C::POP64_FS)
|
|
bx_define_opcode(BX_IA_PUSH64_GS, BX_CPU_C::PUSH64_GS)
|
|
bx_define_opcode(BX_IA_POP64_GS, BX_CPU_C::POP64_GS)
|
|
bx_define_opcode(BX_IA_LSS_GqMp, BX_CPU_C::LSS_GqMp)
|
|
bx_define_opcode(BX_IA_LFS_GqMp, BX_CPU_C::LFS_GqMp)
|
|
bx_define_opcode(BX_IA_LGS_GqMp, BX_CPU_C::LGS_GqMp)
|
|
bx_define_opcode(BX_IA_SGDT64_Ms, BX_CPU_C::SGDT64_Ms)
|
|
bx_define_opcode(BX_IA_SIDT64_Ms, BX_CPU_C::SIDT64_Ms)
|
|
bx_define_opcode(BX_IA_LGDT64_Ms, BX_CPU_C::LGDT64_Ms)
|
|
bx_define_opcode(BX_IA_LIDT64_Ms, BX_CPU_C::LIDT64_Ms)
|
|
bx_define_opcode(BX_IA_SYSCALL, BX_CPU_C::SYSCALL)
|
|
bx_define_opcode(BX_IA_SYSRET, BX_CPU_C::SYSRET)
|
|
bx_define_opcode(BX_IA_SWAPGS, BX_CPU_C::SWAPGS)
|
|
bx_define_opcode(BX_IA_RDTSCP, BX_CPU_C::RDTSCP)
|
|
bx_define_opcode(BX_IA_CMPXCHG16B, BX_CPU_C::CMPXCHG16B)
|
|
bx_define_opcode(BX_IA_LOOPNE64_Jb, BX_CPU_C::LOOPNE64_Jb)
|
|
bx_define_opcode(BX_IA_LOOPE64_Jb, BX_CPU_C::LOOPE64_Jb)
|
|
bx_define_opcode(BX_IA_LOOP64_Jb, BX_CPU_C::LOOP64_Jb)
|
|
bx_define_opcode(BX_IA_JCXZ64_Jb, BX_CPU_C::JCXZ64_Jb)
|
|
bx_define_opcode(BX_IA_MOVQ_EqPq, BX_CPU_C::MOVQ_EqPq)
|
|
bx_define_opcode(BX_IA_MOVQ_EqVq, BX_CPU_C::MOVQ_EqVq)
|
|
bx_define_opcode(BX_IA_MOVQ_PqEq, BX_CPU_C::MOVQ_PqEq)
|
|
bx_define_opcode(BX_IA_MOVQ_VdqEq, BX_CPU_C::MOVQ_VdqEq)
|
|
bx_define_opcode(BX_IA_MOVNTI_MqGq, BX_CPU_C::MOVNTI_MqGq)
|
|
bx_define_opcode(BX_IA_POPCNT_GqEq, BX_CPU_C::POPCNT_GqEq)
|
|
#endif
|