0a7cb3a43c
For a whole lot of configure options, I put #if...#endif around code that
is specific to the option, even in files which are normally only compiled
when the option is on. This allows me to create a MS Visual C++ 6.0
workspace that supports many of these options. The workspace will basically
compile every file all the time, but the code for disabled options will
be commented out by the #if...#endif.
This may one day lead to simplification of the Makefiles and configure
scripts, but for the moment I'm leaving Makefiles and configure scripts
alone.
Affected options:
BX_SUPPORT_APIC (cpu/apic.cc)
BX_SUPPORT_X86_64 (cpu/*64.cc)
BX_DEBUGGER (debug/*)
BX_DISASM (disasm/*)
BX_WITH_nameofgui (gui/*)
BX_SUPPORT_CDROM (iodev/cdrom.cc)
BX_NE2K_SUPPORT (iodev/eth*.cc, iodev/ne2k.cc)
BX_SUPPORT_APIC (iodev/ioapic.cc)
BX_IODEBUG_SUPPORT (iodev/iodebug.cc)
BX_PCI_SUPPORT (iodev/pci*.cc)
BX_SUPPORT_SB16 (iodev/sb*.cc)
Modified Files:
cpu/apic.cc cpu/arith64.cc cpu/ctrl_xfer64.cc
cpu/data_xfer64.cc cpu/fetchdecode64.cc cpu/logical64.cc
cpu/mult64.cc cpu/resolve64.cc cpu/shift64.cc cpu/stack64.cc
debug/Makefile.in debug/crc.cc debug/dbg_main.cc debug/lexer.l
debug/linux.cc debug/parser.c debug/parser.y
disasm/dis_decode.cc disasm/dis_groups.cc gui/amigaos.cc
gui/beos.cc gui/carbon.cc gui/macintosh.cc gui/rfb.cc
gui/sdl.cc gui/term.cc gui/win32.cc gui/wx.cc gui/wxdialog.cc
gui/wxmain.cc gui/x.cc iodev/cdrom.cc iodev/eth.cc
iodev/eth_arpback.cc iodev/eth_fbsd.cc iodev/eth_linux.cc
iodev/eth_null.cc iodev/eth_packetmaker.cc iodev/eth_tap.cc
iodev/eth_tuntap.cc iodev/eth_win32.cc iodev/ioapic.cc
iodev/iodebug.cc iodev/ne2k.cc iodev/pci.cc iodev/pci2isa.cc
iodev/sb16.cc iodev/soundlnx.cc iodev/soundwin.cc
843 lines
15 KiB
C++
843 lines
15 KiB
C++
/////////////////////////////////////////////////////////////////////////
|
|
// $Id: dis_groups.cc,v 1.7 2002-11-19 05:47:44 bdenney Exp $
|
|
/////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Copyright (C) 2001 MandrakeSoft S.A.
|
|
//
|
|
// MandrakeSoft S.A.
|
|
// 43, rue d'Aboukir
|
|
// 75002 Paris - France
|
|
// http://www.linux-mandrake.com/
|
|
// http://www.mandrakesoft.com/
|
|
//
|
|
// This library is free software; you can redistribute it and/or
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
// License as published by the Free Software Foundation; either
|
|
// version 2 of the License, or (at your option) any later version.
|
|
//
|
|
// This library is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
// Lesser General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
// License along with this library; if not, write to the Free Software
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
|
|
|
|
#include "bochs.h"
|
|
#if BX_DISASM
|
|
|
|
|
|
|
|
// Floating point stuff
|
|
void
|
|
bx_disassemble_c::ST_STi(void) {dis_sprintf("*** ST_STi() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::STi_ST(void) {dis_sprintf("*** STi_ST() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::STi(void) {dis_sprintf("*** STi() unfinished ***");}
|
|
|
|
|
|
// Debug, Test, and Control Register stuff
|
|
void
|
|
bx_disassemble_c::RdDd(void)
|
|
{
|
|
Bit8u mod_rm_byte, mod, opcode, rm;
|
|
mod_rm_byte = fetch_byte();
|
|
BX_DECODE_MODRM(mod_rm_byte, mod, opcode, rm);
|
|
// only reg32 operand is valid
|
|
if (mod != 0x3) {
|
|
dis_sprintf("Invalid Opcode");
|
|
}
|
|
else {
|
|
dis_sprintf("%s, DR%u", general_32bit_reg_name[rm], opcode);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::DdRd(void)
|
|
{
|
|
Bit8u mod_rm_byte, mod, opcode, rm;
|
|
mod_rm_byte = fetch_byte();
|
|
BX_DECODE_MODRM(mod_rm_byte, mod, opcode, rm);
|
|
// only reg32 operand is valid
|
|
if (mod != 0x3) {
|
|
dis_sprintf("Invalid Opcode");
|
|
}
|
|
else {
|
|
dis_sprintf("DR%u, %s", opcode, general_32bit_reg_name[rm]);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::RdCd(void)
|
|
{
|
|
Bit8u modrm;
|
|
modrm = fetch_byte();
|
|
if ( (modrm >> 6) != 3 ) {
|
|
dis_sprintf("Invalid Opcode");
|
|
}
|
|
else {
|
|
dis_sprintf("%s, CR%u",
|
|
general_32bit_reg_name[modrm&0x7],
|
|
(modrm>>3)&0x7
|
|
);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::CdRd(void)
|
|
{
|
|
Bit8u modrm;
|
|
modrm = fetch_byte();
|
|
if ( (modrm >> 6) != 3 ) {
|
|
dis_sprintf("Invalid Opcode");
|
|
}
|
|
else {
|
|
dis_sprintf("CR%u, %s",
|
|
(modrm>>3)&0x7,
|
|
general_32bit_reg_name[modrm&0x7]
|
|
);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::RdTd(void)
|
|
{
|
|
Bit8u mod_rm_byte, mod, opcode, rm;
|
|
mod_rm_byte = fetch_byte();
|
|
BX_DECODE_MODRM(mod_rm_byte, mod, opcode, rm);
|
|
// only reg32 operand is valid and tr3 or above
|
|
if (mod != 0x3 || opcode < 3) {
|
|
dis_sprintf("Invalid Opcode");
|
|
}
|
|
else {
|
|
dis_sprintf("TR%u, %s", opcode, general_32bit_reg_name[rm]);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::TdRd(void)
|
|
{
|
|
Bit8u mod_rm_byte, mod, opcode, rm;
|
|
mod_rm_byte = fetch_byte();
|
|
BX_DECODE_MODRM(mod_rm_byte, mod, opcode, rm);
|
|
// only reg32 operand is valid and tr3 or above
|
|
if (mod != 0x3 || opcode < 3) {
|
|
dis_sprintf("Invalid Opcode");
|
|
}
|
|
else {
|
|
dis_sprintf("%s, TR%u", general_32bit_reg_name[rm], opcode);
|
|
}
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::Ms(void)
|
|
{
|
|
Bit8u mod_rm_byte, mod, opcode, rm;
|
|
mod_rm_byte = peek_byte();
|
|
BX_DECODE_MODRM(mod_rm_byte, mod, opcode, rm);
|
|
// only memory operand is valid
|
|
if (mod == 0x3) {
|
|
dis_sprintf("Invalid Opcode");
|
|
fetch_byte();
|
|
}
|
|
else {
|
|
decode_exgx(BX_NO_REG_TYPE, BX_NO_REG_TYPE);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::Mp(void)
|
|
{
|
|
GvMp();
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::GvMa(void)
|
|
{
|
|
Bit8u mod_rm_byte, mod, opcode, rm;
|
|
mod_rm_byte = peek_byte();
|
|
BX_DECODE_MODRM(mod_rm_byte, mod, opcode, rm);
|
|
// only memory operand is valid
|
|
if (mod == 0x3) {
|
|
dis_sprintf("Invalid Opcode");
|
|
fetch_byte();
|
|
}
|
|
else {
|
|
if (db_32bit_opsize) {
|
|
decode_gxex(BX_GENERAL_32BIT_REG, BX_NO_REG_TYPE);
|
|
}
|
|
else {
|
|
decode_gxex(BX_GENERAL_16BIT_REG, BX_NO_REG_TYPE);
|
|
}
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::EwRw(void)
|
|
{
|
|
decode_exgx(BX_GENERAL_16BIT_REG, BX_GENERAL_16BIT_REG);
|
|
}
|
|
|
|
// Other un-implemented operand signatures
|
|
void
|
|
bx_disassemble_c::XBTS(void) {dis_sprintf("*** XBTS() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::IBTS(void) {dis_sprintf("*** IBTS() unfinished ***");}
|
|
/*
|
|
void
|
|
bx_disassemble_c::YbDX(void) {dis_sprintf("*** YbDX() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::YvDX(void) {dis_sprintf("*** YvDX() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::DXXb(void) {dis_sprintf("*** DXXb() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::DXXv(void) {dis_sprintf("*** DXXv() unfinished ***");}
|
|
*/
|
|
|
|
void
|
|
bx_disassemble_c::ALOb(void)
|
|
{
|
|
char *seg;
|
|
|
|
if (seg_override)
|
|
seg = seg_override;
|
|
else
|
|
seg = "DS";
|
|
|
|
if (db_32bit_addrsize) {
|
|
Bit32u imm32;
|
|
|
|
imm32 = fetch_dword();
|
|
dis_sprintf("AL, [%s:%08x]", seg, (unsigned) imm32);
|
|
}
|
|
else {
|
|
Bit16u imm16;
|
|
|
|
imm16 = fetch_word();
|
|
dis_sprintf("AL, [%s:%04x]", seg, (unsigned) imm16);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eAXOv(void)
|
|
{
|
|
char *seg;
|
|
|
|
if (seg_override)
|
|
seg = seg_override;
|
|
else
|
|
seg = "DS";
|
|
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("EAX, ");
|
|
}
|
|
else {
|
|
dis_sprintf("AX, ");
|
|
}
|
|
|
|
if (db_32bit_addrsize) {
|
|
Bit32u imm32;
|
|
|
|
imm32 = fetch_dword();
|
|
dis_sprintf("[%s:%08x]", seg, (unsigned) imm32);
|
|
}
|
|
else {
|
|
Bit16u imm16;
|
|
|
|
imm16 = fetch_word();
|
|
dis_sprintf("[%s:%04x]", seg, (unsigned) imm16);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::OveAX(void)
|
|
{
|
|
char *seg;
|
|
|
|
if (seg_override)
|
|
seg = seg_override;
|
|
else
|
|
seg = "DS";
|
|
|
|
if (db_32bit_addrsize) {
|
|
Bit32u imm32;
|
|
|
|
imm32 = fetch_dword();
|
|
dis_sprintf("[%s:%08x], ", seg, (unsigned) imm32);
|
|
}
|
|
else {
|
|
Bit16u imm16;
|
|
|
|
imm16 = fetch_word();
|
|
dis_sprintf("[%s:%04x], ", seg, (unsigned) imm16);
|
|
}
|
|
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("EAX");
|
|
}
|
|
else {
|
|
dis_sprintf("AX");
|
|
}
|
|
}
|
|
|
|
|
|
|
|
void
|
|
bx_disassemble_c::XvYv(void)
|
|
{
|
|
char *esi, *edi;
|
|
char *seg;
|
|
|
|
if (seg_override)
|
|
seg = seg_override;
|
|
else
|
|
seg = "DS";
|
|
|
|
if (db_32bit_addrsize) {
|
|
esi = "ESI";
|
|
edi = "EDI";
|
|
}
|
|
else {
|
|
esi = "SI";
|
|
edi = "DI";
|
|
}
|
|
|
|
dis_sprintf("ES:[%s], %s:[%s]", edi, seg, esi);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::ObAL(void)
|
|
{
|
|
char *seg;
|
|
|
|
if (seg_override)
|
|
seg = seg_override;
|
|
else
|
|
seg = "DS";
|
|
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize)
|
|
{
|
|
Bit32u imm32;
|
|
imm32 = fetch_dword();
|
|
dis_sprintf("[%s:%08x], AL", seg, imm32);
|
|
}
|
|
else
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
{
|
|
Bit16u imm16;
|
|
imm16 = fetch_word();
|
|
dis_sprintf("[%s:%04x], AL", seg, imm16);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::YbAL(void) {dis_sprintf("*** YbAL() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::ALXb(void) {dis_sprintf("*** ALXb() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::eAXXv(void) { dis_sprintf("*** eAXXv() unfinished ***"); }
|
|
void
|
|
bx_disassemble_c::Es(void) {dis_sprintf("*** Es() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::Ea(void) {dis_sprintf("*** Ea() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::Et(void) {dis_sprintf("*** Et() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::Ed(void) {dis_sprintf("*** Ed() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::El(void) {dis_sprintf("*** El() unfinished ***");}
|
|
void
|
|
bx_disassemble_c::Eq(void) {dis_sprintf("*** Eq() unfinished ***");}
|
|
|
|
void
|
|
bx_disassemble_c::GvEb(void)
|
|
{
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize)
|
|
decode_gxex(BX_GENERAL_32BIT_REG, BX_GENERAL_8BIT_REG);
|
|
else
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_gxex(BX_GENERAL_16BIT_REG, BX_GENERAL_8BIT_REG);
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::Av(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
Bit32s imm32;
|
|
imm32 = fetch_dword();
|
|
dis_sprintf("%08x", (unsigned) (imm32 + db_eip));
|
|
}
|
|
else {
|
|
Bit16s imm16;
|
|
imm16 = fetch_word();
|
|
dis_sprintf("%04x", (unsigned) ((imm16 + db_eip) & 0xFFFF));
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::Eb(void)
|
|
{
|
|
decode_exgx(BX_GENERAL_8BIT_REG, BX_NO_REG_TYPE);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::Eb1(void)
|
|
{
|
|
decode_exgx(BX_GENERAL_8BIT_REG, BX_NO_REG_TYPE);
|
|
dis_sprintf(", 1");
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::Ev1(void)
|
|
{
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize)
|
|
decode_exgx(BX_GENERAL_32BIT_REG, BX_NO_REG_TYPE);
|
|
else
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_exgx(BX_GENERAL_16BIT_REG, BX_NO_REG_TYPE);
|
|
dis_sprintf(", 1");
|
|
}
|
|
|
|
|
|
|
|
void
|
|
bx_disassemble_c::Iw(void)
|
|
{
|
|
Bit16u imm16;
|
|
|
|
imm16 = fetch_word();
|
|
dis_sprintf("%04x", (unsigned) imm16);
|
|
}
|
|
|
|
|
|
|
|
void
|
|
bx_disassemble_c::EbGb(void)
|
|
{
|
|
decode_exgx(BX_GENERAL_8BIT_REG, BX_GENERAL_8BIT_REG);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::EvGv(void)
|
|
{
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize)
|
|
decode_exgx(BX_GENERAL_32BIT_REG, BX_GENERAL_32BIT_REG);
|
|
else
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_exgx(BX_GENERAL_16BIT_REG, BX_GENERAL_16BIT_REG);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::GbEb(void)
|
|
{
|
|
decode_gxex(BX_GENERAL_8BIT_REG, BX_GENERAL_8BIT_REG);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::GvEv(void)
|
|
{
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize)
|
|
decode_gxex(BX_GENERAL_32BIT_REG, BX_GENERAL_32BIT_REG);
|
|
else
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_gxex(BX_GENERAL_16BIT_REG, BX_GENERAL_16BIT_REG);
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::Ew(void)
|
|
{
|
|
decode_exgx(BX_GENERAL_16BIT_REG, BX_NO_REG_TYPE);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::GvEw(void)
|
|
{
|
|
if (db_32bit_opsize)
|
|
decode_gxex(BX_GENERAL_32BIT_REG, BX_GENERAL_16BIT_REG);
|
|
else
|
|
decode_gxex(BX_GENERAL_16BIT_REG, BX_GENERAL_16BIT_REG);
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::Jv(void)
|
|
{
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize) {
|
|
Bit32u imm32;
|
|
|
|
imm32 = fetch_dword();
|
|
dis_sprintf("%08x", (unsigned) (imm32 + db_eip));
|
|
}
|
|
else
|
|
#endif
|
|
{
|
|
Bit16u imm16;
|
|
|
|
imm16 = fetch_word();
|
|
dis_sprintf("%04x", (unsigned) ((imm16 + db_eip) & 0xFFFF));
|
|
}
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::EvIb(void)
|
|
{
|
|
Bit8u imm8;
|
|
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize) {
|
|
decode_exgx(BX_GENERAL_32BIT_REG, BX_NO_REG_TYPE);
|
|
imm8 = fetch_byte();
|
|
dis_sprintf(", %02x", (unsigned) imm8);
|
|
}
|
|
else {
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_exgx(BX_GENERAL_16BIT_REG, BX_NO_REG_TYPE);
|
|
imm8 = fetch_byte();
|
|
dis_sprintf(", %02x", (unsigned) imm8);
|
|
#if BX_CPU_LEVEL > 2
|
|
}
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::Iv(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
Bit32u imm32;
|
|
|
|
imm32 = fetch_dword();
|
|
dis_sprintf("%08x", (unsigned) imm32);
|
|
}
|
|
else {
|
|
Bit16u imm16;
|
|
|
|
imm16 = fetch_word();
|
|
dis_sprintf("%04x", (unsigned) imm16);
|
|
}
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::Ib(void)
|
|
{
|
|
Bit8u imm8;
|
|
|
|
imm8 = fetch_byte();
|
|
dis_sprintf("%02x", imm8);
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::Jb(void)
|
|
{
|
|
Bit8u imm8;
|
|
|
|
imm8 = fetch_byte();
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("%08x", (unsigned) (imm8 + db_eip));
|
|
}
|
|
else
|
|
#endif
|
|
{
|
|
dis_sprintf("%04x", (unsigned) ((imm8 + db_eip) & 0xFFFF));
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::EbIb(void)
|
|
{
|
|
Bit8u imm8;
|
|
|
|
decode_exgx(BX_GENERAL_8BIT_REG, BX_NO_REG_TYPE);
|
|
imm8 = fetch_byte();
|
|
dis_sprintf(", %02x", (unsigned) imm8);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::EvIv(void)
|
|
{
|
|
Bit16u imm16;
|
|
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize) {
|
|
Bit32u imm32;
|
|
|
|
decode_exgx(BX_GENERAL_32BIT_REG, BX_NO_REG_TYPE);
|
|
imm32 = fetch_dword();
|
|
dis_sprintf(", %08x", (unsigned) imm32);
|
|
}
|
|
else {
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_exgx(BX_GENERAL_16BIT_REG, BX_NO_REG_TYPE);
|
|
imm16 = fetch_word();
|
|
dis_sprintf(", %04x", (unsigned) imm16);
|
|
#if BX_CPU_LEVEL > 2
|
|
}
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::EwSw(void)
|
|
{
|
|
decode_exgx(BX_GENERAL_16BIT_REG, BX_SEGMENT_REG);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::GvM(void)
|
|
{
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize)
|
|
decode_gxex(BX_GENERAL_32BIT_REG, BX_GENERAL_32BIT_REG);
|
|
else
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_gxex(BX_GENERAL_16BIT_REG, BX_GENERAL_16BIT_REG);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::SwEw(void)
|
|
{
|
|
decode_gxex(BX_SEGMENT_REG, BX_GENERAL_16BIT_REG);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::Ev(void)
|
|
{
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize) {
|
|
decode_exgx(BX_GENERAL_32BIT_REG, BX_NO_REG_TYPE);
|
|
}
|
|
else {
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_exgx(BX_GENERAL_16BIT_REG, BX_NO_REG_TYPE);
|
|
#if BX_CPU_LEVEL > 2
|
|
}
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::Ap(void)
|
|
{
|
|
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize) {
|
|
Bit32u imm32;
|
|
Bit16u cs_selector;
|
|
|
|
imm32 = fetch_dword();
|
|
cs_selector = fetch_word();
|
|
dis_sprintf("%04x:%08x", (unsigned) cs_selector, (unsigned) imm32);
|
|
}
|
|
else
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
{
|
|
Bit16u imm16;
|
|
Bit16u cs_selector;
|
|
|
|
imm16 = fetch_word();
|
|
cs_selector = fetch_word();
|
|
dis_sprintf("%04x:%04x", (unsigned) cs_selector, (unsigned) imm16);
|
|
}
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::XbYb(void)
|
|
{
|
|
char *esi, *edi;
|
|
char *seg;
|
|
|
|
if (db_32bit_addrsize) {
|
|
esi = "ESI";
|
|
edi = "EDI";
|
|
}
|
|
else {
|
|
esi = "SI";
|
|
edi = "DI";
|
|
}
|
|
|
|
if (seg_override)
|
|
seg = seg_override;
|
|
else
|
|
seg = "DS";
|
|
|
|
dis_sprintf("ES:[%s], %s:[%s]", edi, seg, esi);
|
|
}
|
|
|
|
|
|
void
|
|
bx_disassemble_c::YveAX(void)
|
|
{
|
|
char *eax, *edi;
|
|
|
|
if (db_32bit_opsize)
|
|
eax = "EAX";
|
|
else
|
|
eax = "AX";
|
|
|
|
if (db_32bit_addrsize)
|
|
edi = "EDI";
|
|
else
|
|
edi = "DI";
|
|
|
|
dis_sprintf("ES:[%s], %s", edi, eax);
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::GvMp(void)
|
|
{
|
|
Bit8u mod_rm_byte, mod, opcode, rm;
|
|
mod_rm_byte = peek_byte();
|
|
BX_DECODE_MODRM(mod_rm_byte, mod, opcode, rm);
|
|
// only memory operand is valid
|
|
if (mod == 0x3) {
|
|
dis_sprintf("Invalid Opcode");
|
|
fetch_byte();
|
|
}
|
|
else {
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize)
|
|
decode_gxex(BX_GENERAL_32BIT_REG, BX_GENERAL_32BIT_REG);
|
|
else
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_gxex(BX_GENERAL_16BIT_REG, BX_GENERAL_16BIT_REG);
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eAXEv(void)
|
|
{
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("EAX, ");
|
|
decode_gxex(BX_NO_REG_TYPE, BX_GENERAL_32BIT_REG);
|
|
}
|
|
else {
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
dis_sprintf("AX, ");
|
|
decode_gxex(BX_NO_REG_TYPE, BX_GENERAL_16BIT_REG);
|
|
#if BX_CPU_LEVEL > 2
|
|
}
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::Ep(void)
|
|
{
|
|
#if BX_CPU_LEVEL > 2
|
|
if (db_32bit_opsize) {
|
|
decode_exgx(BX_GENERAL_32BIT_REG, BX_NO_REG_TYPE);
|
|
}
|
|
else {
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
decode_exgx(BX_GENERAL_16BIT_REG, BX_NO_REG_TYPE);
|
|
#if BX_CPU_LEVEL > 2
|
|
}
|
|
#endif /* BX_CPU_LEVEL > 2 */
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eAX(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("EAX");
|
|
}
|
|
else {
|
|
dis_sprintf("AX");
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eCX(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("ECX");
|
|
}
|
|
else {
|
|
dis_sprintf("CX");
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eDX(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("EDX");
|
|
}
|
|
else {
|
|
dis_sprintf("DX");
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eBX(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("EBX");
|
|
}
|
|
else {
|
|
dis_sprintf("BX");
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eSP(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("ESP");
|
|
}
|
|
else {
|
|
dis_sprintf("SP");
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eBP(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("EBP");
|
|
}
|
|
else {
|
|
dis_sprintf("BP");
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eSI(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("ESI");
|
|
}
|
|
else {
|
|
dis_sprintf("SI");
|
|
}
|
|
}
|
|
|
|
void
|
|
bx_disassemble_c::eDI(void)
|
|
{
|
|
if (db_32bit_opsize) {
|
|
dis_sprintf("EDI");
|
|
}
|
|
else {
|
|
dis_sprintf("DI");
|
|
}
|
|
}
|
|
|
|
#endif /* if BX_DISASM */
|