0a7cb3a43c
For a whole lot of configure options, I put #if...#endif around code that
is specific to the option, even in files which are normally only compiled
when the option is on. This allows me to create a MS Visual C++ 6.0
workspace that supports many of these options. The workspace will basically
compile every file all the time, but the code for disabled options will
be commented out by the #if...#endif.
This may one day lead to simplification of the Makefiles and configure
scripts, but for the moment I'm leaving Makefiles and configure scripts
alone.
Affected options:
BX_SUPPORT_APIC (cpu/apic.cc)
BX_SUPPORT_X86_64 (cpu/*64.cc)
BX_DEBUGGER (debug/*)
BX_DISASM (disasm/*)
BX_WITH_nameofgui (gui/*)
BX_SUPPORT_CDROM (iodev/cdrom.cc)
BX_NE2K_SUPPORT (iodev/eth*.cc, iodev/ne2k.cc)
BX_SUPPORT_APIC (iodev/ioapic.cc)
BX_IODEBUG_SUPPORT (iodev/iodebug.cc)
BX_PCI_SUPPORT (iodev/pci*.cc)
BX_SUPPORT_SB16 (iodev/sb*.cc)
Modified Files:
cpu/apic.cc cpu/arith64.cc cpu/ctrl_xfer64.cc
cpu/data_xfer64.cc cpu/fetchdecode64.cc cpu/logical64.cc
cpu/mult64.cc cpu/resolve64.cc cpu/shift64.cc cpu/stack64.cc
debug/Makefile.in debug/crc.cc debug/dbg_main.cc debug/lexer.l
debug/linux.cc debug/parser.c debug/parser.y
disasm/dis_decode.cc disasm/dis_groups.cc gui/amigaos.cc
gui/beos.cc gui/carbon.cc gui/macintosh.cc gui/rfb.cc
gui/sdl.cc gui/term.cc gui/win32.cc gui/wx.cc gui/wxdialog.cc
gui/wxmain.cc gui/x.cc iodev/cdrom.cc iodev/eth.cc
iodev/eth_arpback.cc iodev/eth_fbsd.cc iodev/eth_linux.cc
iodev/eth_null.cc iodev/eth_packetmaker.cc iodev/eth_tap.cc
iodev/eth_tuntap.cc iodev/eth_win32.cc iodev/ioapic.cc
iodev/iodebug.cc iodev/ne2k.cc iodev/pci.cc iodev/pci2isa.cc
iodev/sb16.cc iodev/soundlnx.cc iodev/soundwin.cc
443 lines
9.8 KiB
C++
443 lines
9.8 KiB
C++
/////////////////////////////////////////////////////////////////////////
|
|
// $Id: logical64.cc,v 1.7 2002-11-19 05:47:43 bdenney Exp $
|
|
/////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Copyright (C) 2001 MandrakeSoft S.A.
|
|
//
|
|
// MandrakeSoft S.A.
|
|
// 43, rue d'Aboukir
|
|
// 75002 Paris - France
|
|
// http://www.linux-mandrake.com/
|
|
// http://www.mandrakesoft.com/
|
|
//
|
|
// This library is free software; you can redistribute it and/or
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
// License as published by the Free Software Foundation; either
|
|
// version 2 of the License, or (at your option) any later version.
|
|
//
|
|
// This library is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
// Lesser General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
// License along with this library; if not, write to the Free Software
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define NEED_CPU_REG_SHORTCUTS 1
|
|
#include "bochs.h"
|
|
#define LOG_THIS BX_CPU_THIS_PTR
|
|
|
|
#if BX_SUPPORT_X86_64
|
|
|
|
|
|
|
|
void
|
|
BX_CPU_C::XOR_EqGq(bxInstruction_c *i)
|
|
{
|
|
/* for 64 bit operand size mode */
|
|
Bit64u op2_64, op1_64, result_64;
|
|
|
|
/* op2_64 is a register, op2_addr is an index of a register */
|
|
op2_64 = BX_READ_64BIT_REG(i->nnn());
|
|
|
|
/* op1_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_qword(i->seg(), RMAddr(i), &op1_64);
|
|
}
|
|
|
|
result_64 = op1_64 ^ op2_64;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_64BIT_REG(i->rm(), result_64);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_qword(result_64);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_XOR64);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::XOR_GqEq(bxInstruction_c *i)
|
|
{
|
|
/* for 64 bit operand size mode */
|
|
Bit64u op1_64, op2_64, result_64;
|
|
|
|
op1_64 = BX_READ_64BIT_REG(i->nnn());
|
|
|
|
/* op2_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op2_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_virtual_qword(i->seg(), RMAddr(i), &op2_64);
|
|
}
|
|
|
|
result_64 = op1_64 ^ op2_64;
|
|
|
|
/* now write result back to destination */
|
|
BX_WRITE_64BIT_REG(i->nnn(), result_64);
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_XOR64);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::XOR_RAXId(bxInstruction_c *i)
|
|
{
|
|
/* for 64 bit operand size mode */
|
|
Bit64u op1_64, op2_64, sum_64;
|
|
|
|
op1_64 = RAX;
|
|
|
|
op2_64 = (Bit32s) i->Id();
|
|
|
|
sum_64 = op1_64 ^ op2_64;
|
|
|
|
/* now write sum back to destination */
|
|
RAX = sum_64;
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, sum_64, BX_INSTR_XOR64);
|
|
}
|
|
|
|
void
|
|
BX_CPU_C::XOR_EqId(bxInstruction_c *i)
|
|
{
|
|
Bit64u op2_64, op1_64, result_64;
|
|
|
|
op2_64 = (Bit32s) i->Id();
|
|
|
|
/* op1_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_qword(i->seg(), RMAddr(i), &op1_64);
|
|
}
|
|
|
|
result_64 = op1_64 ^ op2_64;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_64BIT_REG(i->rm(), result_64);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_qword(result_64);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_XOR64);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_EqId(bxInstruction_c *i)
|
|
{
|
|
Bit64u op2_64, op1_64, result_64;
|
|
|
|
op2_64 = (Bit32s) i->Id();
|
|
|
|
/* op1_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_qword(i->seg(), RMAddr(i), &op1_64);
|
|
}
|
|
|
|
result_64 = op1_64 | op2_64;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_64BIT_REG(i->rm(), result_64);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_qword(result_64);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_OR64);
|
|
}
|
|
|
|
void
|
|
BX_CPU_C::NOT_Eq(bxInstruction_c *i)
|
|
{
|
|
Bit64u op1_64, result_64;
|
|
|
|
/* op1 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_qword(i->seg(), RMAddr(i), &op1_64);
|
|
}
|
|
|
|
result_64 = ~op1_64;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_64BIT_REG(i->rm(), result_64);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_qword(result_64);
|
|
}
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_EqGq(bxInstruction_c *i)
|
|
{
|
|
Bit64u op2_64, op1_64, result_64;
|
|
|
|
/* op2_64 is a register, op2_addr is an index of a register */
|
|
op2_64 = BX_READ_64BIT_REG(i->nnn());
|
|
|
|
/* op1_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_qword(i->seg(), RMAddr(i), &op1_64);
|
|
}
|
|
|
|
result_64 = op1_64 | op2_64;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_64BIT_REG(i->rm(), result_64);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_qword(result_64);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_OR64);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_GqEq(bxInstruction_c *i)
|
|
{
|
|
Bit64u op1_64, op2_64, result_64;
|
|
|
|
op1_64 = BX_READ_64BIT_REG(i->nnn());
|
|
|
|
/* op2_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op2_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_virtual_qword(i->seg(), RMAddr(i), &op2_64);
|
|
}
|
|
|
|
result_64 = op1_64 | op2_64;
|
|
|
|
/* now write result back to destination */
|
|
BX_WRITE_64BIT_REG(i->nnn(), result_64);
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_OR64);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::OR_RAXId(bxInstruction_c *i)
|
|
{
|
|
Bit64u op1_64, op2_64, sum_64;
|
|
|
|
op1_64 = RAX;
|
|
|
|
op2_64 = (Bit32s) i->Id();
|
|
|
|
sum_64 = op1_64 | op2_64;
|
|
|
|
/* now write sum back to destination */
|
|
RAX = sum_64;
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, sum_64, BX_INSTR_OR64);
|
|
}
|
|
|
|
|
|
|
|
void
|
|
BX_CPU_C::AND_EqGq(bxInstruction_c *i)
|
|
{
|
|
Bit64u op2_64, op1_64, result_64;
|
|
|
|
/* op2_64 is a register, op2_addr is an index of a register */
|
|
op2_64 = BX_READ_64BIT_REG(i->nnn());
|
|
|
|
/* op1_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_qword(i->seg(), RMAddr(i), &op1_64);
|
|
}
|
|
|
|
result_64 = op1_64 & op2_64;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_64BIT_REG(i->rm(), result_64);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_qword(result_64);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_AND64);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::AND_GqEq(bxInstruction_c *i)
|
|
{
|
|
Bit64u op1_64, op2_64, result_64;
|
|
|
|
op1_64 = BX_READ_64BIT_REG(i->nnn());
|
|
|
|
/* op2_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op2_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_virtual_qword(i->seg(), RMAddr(i), &op2_64);
|
|
}
|
|
|
|
result_64 = op1_64 & op2_64;
|
|
|
|
/* now write result back to destination */
|
|
BX_WRITE_64BIT_REG(i->nnn(), result_64);
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_AND64);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::AND_RAXId(bxInstruction_c *i)
|
|
{
|
|
Bit64u op1_64, op2_64, sum_64;
|
|
|
|
op1_64 = RAX;
|
|
|
|
op2_64 = (Bit32s) i->Id();
|
|
|
|
sum_64 = op1_64 & op2_64;
|
|
|
|
/* now write sum back to destination */
|
|
RAX = sum_64;
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, sum_64, BX_INSTR_AND64);
|
|
}
|
|
|
|
void
|
|
BX_CPU_C::AND_EqId(bxInstruction_c *i)
|
|
{
|
|
Bit64u op2_64, op1_64, result_64;
|
|
|
|
op2_64 = (Bit32s) i->Id();
|
|
|
|
/* op1_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_RMW_virtual_qword(i->seg(), RMAddr(i), &op1_64);
|
|
}
|
|
|
|
result_64 = op1_64 & op2_64;
|
|
|
|
/* now write result back to destination */
|
|
if (i->modC0()) {
|
|
BX_WRITE_64BIT_REG(i->rm(), result_64);
|
|
}
|
|
else {
|
|
Write_RMW_virtual_qword(result_64);
|
|
}
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_AND64);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::TEST_EqGq(bxInstruction_c *i)
|
|
{
|
|
Bit64u op2_64, op1_64, result_64;
|
|
|
|
/* op2_64 is a register, op2_addr is an index of a register */
|
|
op2_64 = BX_READ_64BIT_REG(i->nnn());
|
|
|
|
/* op1_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_virtual_qword(i->seg(), RMAddr(i), &op1_64);
|
|
}
|
|
|
|
result_64 = op1_64 & op2_64;
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_TEST64);
|
|
}
|
|
|
|
|
|
|
|
void
|
|
BX_CPU_C::TEST_RAXId(bxInstruction_c *i)
|
|
{
|
|
Bit64u op2_64, op1_64, result_64;
|
|
|
|
/* op1 is RAX register */
|
|
op1_64 = RAX;
|
|
|
|
/* op2 is imm64 */
|
|
op2_64 = (Bit32s) i->Id();
|
|
|
|
result_64 = op1_64 & op2_64;
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_TEST64);
|
|
}
|
|
|
|
|
|
void
|
|
BX_CPU_C::TEST_EqId(bxInstruction_c *i)
|
|
{
|
|
Bit64u op2_64, op1_64, result_64;
|
|
|
|
/* op2 is imm64 */
|
|
op2_64 = (Bit32s) i->Id();
|
|
|
|
/* op1_64 is a register or memory reference */
|
|
if (i->modC0()) {
|
|
op1_64 = BX_READ_64BIT_REG(i->rm());
|
|
}
|
|
else {
|
|
/* pointer, segment address pair */
|
|
read_virtual_qword(i->seg(), RMAddr(i), &op1_64);
|
|
}
|
|
|
|
result_64 = op1_64 & op2_64;
|
|
|
|
SET_FLAGS_OSZAPC_64(op1_64, op2_64, result_64, BX_INSTR_TEST64);
|
|
}
|
|
|
|
#endif /* if BX_SUPPORT_X86_64 */
|