mention SIMD .bochsrc option in CHANGES

This commit is contained in:
Stanislav Shwartsman 2013-12-17 17:21:52 +00:00
parent 517e6d4aef
commit 5b2779ee03

View File

@ -6,6 +6,8 @@ Changes after 2.6.2 (updated Dec 16, 2013):
- Implemented SHA instructions emulation
- Implemented AVX-512 instructions emulation (work in progress)
! CPUDB: Added Intel(R) Core(TM) i7-4770 CPU (Haswell) configuration to CPUDB
- Replace 'SSE' and 'AVX' .bochsrc option with single 'SIMD' option which controls presence
of all CPU SIMD extensions from SSE to AVX-512
- Bochs Debugger and Instrumentation
- Added disam for Bochs internal instruction representation, especially useful for instrumentation