2001-10-03 17:10:38 +04:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
2008-03-29 21:18:08 +03:00
|
|
|
// $Id: soft_int.cc,v 1.42 2008-03-29 18:18:07 sshwarts Exp $
|
2005-03-19 23:44:01 +03:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
2001-10-03 17:10:38 +04:00
|
|
|
//
|
2001-04-10 06:20:02 +04:00
|
|
|
// Copyright (C) 2001 MandrakeSoft S.A.
|
2001-04-10 05:04:59 +04:00
|
|
|
//
|
|
|
|
// MandrakeSoft S.A.
|
|
|
|
// 43, rue d'Aboukir
|
|
|
|
// 75002 Paris - France
|
|
|
|
// http://www.linux-mandrake.com/
|
|
|
|
// http://www.mandrakesoft.com/
|
|
|
|
//
|
|
|
|
// This library is free software; you can redistribute it and/or
|
|
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
|
|
// License as published by the Free Software Foundation; either
|
|
|
|
// version 2 of the License, or (at your option) any later version.
|
|
|
|
//
|
|
|
|
// This library is distributed in the hope that it will be useful,
|
|
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
// Lesser General Public License for more details.
|
|
|
|
//
|
|
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
|
|
// License along with this library; if not, write to the Free Software
|
|
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
2007-11-18 02:28:33 +03:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2001-05-24 22:46:34 +04:00
|
|
|
#define NEED_CPU_REG_SHORTCUTS 1
|
2001-04-10 05:04:59 +04:00
|
|
|
#include "bochs.h"
|
2006-03-07 01:03:16 +03:00
|
|
|
#include "cpu.h"
|
merge in BRANCH-io-cleanup.
To see the commit logs for this use either cvsweb or
cvs update -r BRANCH-io-cleanup and then 'cvs log' the various files.
In general this provides a generic interface for logging.
logfunctions:: is a class that is inherited by some classes, and also
. allocated as a standalone global called 'genlog'. All logging uses
. one of the ::info(), ::error(), ::ldebug(), ::panic() methods of this
. class through 'BX_INFO(), BX_ERROR(), BX_DEBUG(), BX_PANIC()' macros
. respectively.
.
. An example usage:
. BX_INFO(("Hello, World!\n"));
iofunctions:: is a class that is allocated once by default, and assigned
as the iofunction of each logfunctions instance. It is this class that
maintains the file descriptor and other output related code, at this
point using vfprintf(). At some future point, someone may choose to
write a gui 'console' for bochs to which messages would be redirected
simply by assigning a different iofunction class to the various logfunctions
objects.
More cleanup is coming, but this works for now. If you want to see alot
of debugging output, in main.cc, change onoff[LOGLEV_DEBUG]=0 to =1.
Comments, bugs, flames, to me: todd@fries.net
2001-05-15 18:49:57 +04:00
|
|
|
#define LOG_THIS BX_CPU_THIS_PTR
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2006-06-26 01:44:46 +04:00
|
|
|
#if BX_EXTERNAL_DEBUGGER
|
|
|
|
#include "extdb.h"
|
|
|
|
#endif
|
|
|
|
|
2007-11-24 17:22:34 +03:00
|
|
|
// Make code more tidy with a few macros.
|
|
|
|
#if BX_SUPPORT_X86_64==0
|
|
|
|
#define RSP ESP
|
|
|
|
#endif
|
|
|
|
|
2008-03-23 00:29:41 +03:00
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::BOUND_GwMa(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2005-01-28 23:50:48 +03:00
|
|
|
Bit16s bound_min, bound_max;
|
|
|
|
Bit16s op1_16 = BX_READ_16BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2008-01-10 22:37:56 +03:00
|
|
|
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
|
2007-12-20 23:58:38 +03:00
|
|
|
bound_min = (Bit16s) read_virtual_word(i->seg(), RMAddr(i));
|
|
|
|
bound_max = (Bit16s) read_virtual_word(i->seg(), RMAddr(i)+2);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2005-01-28 23:50:48 +03:00
|
|
|
if (op1_16 < bound_min || op1_16 > bound_max) {
|
|
|
|
BX_INFO(("BOUND_GdMa: fails bounds test"));
|
|
|
|
exception(BX_BR_EXCEPTION, 0, 0);
|
|
|
|
}
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2008-03-23 00:29:41 +03:00
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::BOUND_GdMa(bxInstruction_c *i)
|
2005-01-28 23:50:48 +03:00
|
|
|
{
|
|
|
|
Bit32s bound_min, bound_max;
|
|
|
|
Bit32s op1_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2008-01-10 22:37:56 +03:00
|
|
|
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
|
|
|
|
|
2007-12-20 23:58:38 +03:00
|
|
|
bound_min = (Bit32s) read_virtual_dword(i->seg(), RMAddr(i));
|
|
|
|
bound_max = (Bit32s) read_virtual_dword(i->seg(), RMAddr(i)+4);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2005-01-28 23:50:48 +03:00
|
|
|
if (op1_32 < bound_min || op1_32 > bound_max) {
|
|
|
|
BX_INFO(("BOUND_GdMa: fails bounds test"));
|
|
|
|
exception(BX_BR_EXCEPTION, 0, 0);
|
2004-03-26 21:41:12 +03:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
2008-03-23 00:29:41 +03:00
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::INT1(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
// This is an undocumented instrucion (opcode 0xf1)
|
|
|
|
// which is useful for an ICE system.
|
|
|
|
|
|
|
|
#if BX_DEBUGGER
|
2006-02-12 23:21:36 +03:00
|
|
|
BX_CPU_THIS_PTR show_flag |= Flag_softint;
|
2001-04-10 05:04:59 +04:00
|
|
|
#endif
|
|
|
|
|
2002-11-04 08:27:26 +03:00
|
|
|
#if BX_EXTERNAL_DEBUGGER
|
2008-01-22 19:20:30 +03:00
|
|
|
trap_debugger(0, BX_CPU_THIS);
|
2003-02-26 03:53:38 +03:00
|
|
|
#endif
|
2003-08-03 20:44:53 +04:00
|
|
|
|
2007-11-24 17:22:34 +03:00
|
|
|
BX_CPU_THIS_PTR speculative_rsp = 1;
|
|
|
|
BX_CPU_THIS_PTR prev_rsp = RSP;
|
|
|
|
|
|
|
|
// interrupt is not RSP safe
|
2003-08-03 20:44:53 +04:00
|
|
|
interrupt(1, 1, 0, 0);
|
2007-11-24 17:22:34 +03:00
|
|
|
|
|
|
|
BX_CPU_THIS_PTR speculative_rsp = 0;
|
|
|
|
|
2003-02-13 18:04:11 +03:00
|
|
|
BX_INSTR_FAR_BRANCH(BX_CPU_ID, BX_INSTR_IS_INT,
|
2001-04-10 05:04:59 +04:00
|
|
|
BX_CPU_THIS_PTR sregs[BX_SEG_REG_CS].selector.value,
|
2002-09-13 04:15:23 +04:00
|
|
|
EIP);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
2008-03-23 00:29:41 +03:00
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::INT3(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
// INT 3 is not IOPL sensitive
|
|
|
|
|
|
|
|
#if BX_DEBUGGER
|
2006-02-12 23:21:36 +03:00
|
|
|
BX_CPU_THIS_PTR show_flag |= Flag_softint;
|
2001-04-10 05:04:59 +04:00
|
|
|
#endif
|
|
|
|
|
2007-11-24 17:22:34 +03:00
|
|
|
BX_CPU_THIS_PTR speculative_rsp = 1;
|
|
|
|
BX_CPU_THIS_PTR prev_rsp = RSP;
|
|
|
|
|
|
|
|
// interrupt is not RSP safe
|
2001-04-10 05:04:59 +04:00
|
|
|
interrupt(3, 1, 0, 0);
|
2007-11-24 17:22:34 +03:00
|
|
|
|
|
|
|
BX_CPU_THIS_PTR speculative_rsp = 0;
|
|
|
|
|
2003-02-13 18:04:11 +03:00
|
|
|
BX_INSTR_FAR_BRANCH(BX_CPU_ID, BX_INSTR_IS_INT,
|
2001-04-10 05:04:59 +04:00
|
|
|
BX_CPU_THIS_PTR sregs[BX_SEG_REG_CS].selector.value,
|
2002-09-13 04:15:23 +04:00
|
|
|
EIP);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2008-03-23 00:29:41 +03:00
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::INT_Ib(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
#if BX_DEBUGGER
|
2006-02-12 23:21:36 +03:00
|
|
|
BX_CPU_THIS_PTR show_flag |= Flag_softint;
|
2001-04-10 05:04:59 +04:00
|
|
|
#endif
|
|
|
|
|
2005-03-10 01:01:13 +03:00
|
|
|
Bit8u vector = i->Ib();
|
|
|
|
|
2007-11-24 17:22:34 +03:00
|
|
|
BX_CPU_THIS_PTR speculative_rsp = 1;
|
|
|
|
BX_CPU_THIS_PTR prev_rsp = RSP;
|
|
|
|
|
2005-10-13 20:22:21 +04:00
|
|
|
if (v8086_mode()) {
|
2005-03-13 23:18:37 +03:00
|
|
|
#if BX_SUPPORT_VME
|
2005-10-13 20:22:21 +04:00
|
|
|
if (BX_CPU_THIS_PTR cr4.get_VME())
|
|
|
|
{
|
|
|
|
Bit8u vme_redirection_bitmap;
|
|
|
|
Bit16u io_base;
|
2005-03-10 01:01:13 +03:00
|
|
|
|
2008-03-29 21:18:08 +03:00
|
|
|
access_read_linear(BX_CPU_THIS_PTR tr.cache.u.system.base + 102,
|
2005-10-13 20:22:21 +04:00
|
|
|
2, 0, BX_READ, &io_base);
|
2008-03-29 21:18:08 +03:00
|
|
|
access_read_linear(BX_CPU_THIS_PTR tr.cache.u.system.base + io_base - 32 + (vector >> 3),
|
2005-03-10 01:01:13 +03:00
|
|
|
1, 0, BX_READ, &vme_redirection_bitmap);
|
|
|
|
|
2005-10-13 20:22:21 +04:00
|
|
|
if (! (vme_redirection_bitmap & (1 << (vector & 7))))
|
|
|
|
{
|
|
|
|
// redirect interrupt through virtual-mode idt
|
|
|
|
v86_redirect_interrupt(vector);
|
2007-11-24 17:22:34 +03:00
|
|
|
goto done;
|
2005-10-13 20:22:21 +04:00
|
|
|
}
|
|
|
|
}
|
2005-03-12 22:34:18 +03:00
|
|
|
#endif
|
2005-10-13 20:22:21 +04:00
|
|
|
// interrupt is not redirected or VME is OFF
|
|
|
|
if (BX_CPU_THIS_PTR get_IOPL() < 3)
|
|
|
|
{
|
2006-06-10 02:29:07 +04:00
|
|
|
BX_DEBUG(("INT_Ib(): Interrupt cannot be redirected, generate #GP(0)"));
|
2005-10-13 20:22:21 +04:00
|
|
|
exception(BX_GP_EXCEPTION, 0, 0);
|
|
|
|
}
|
2005-03-10 01:01:13 +03:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
|
|
|
#ifdef SHOW_EXIT_STATUS
|
2008-02-15 22:03:54 +03:00
|
|
|
if ((vector == 0x21) && (AH == 0x4c)) {
|
2005-03-10 01:01:13 +03:00
|
|
|
BX_INFO(("INT 21/4C called AL=0x%02x, BX=0x%04x", (unsigned) AL, (unsigned) BX));
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2005-03-10 01:01:13 +03:00
|
|
|
interrupt(vector, 1, 0, 0);
|
2007-11-24 17:22:34 +03:00
|
|
|
|
|
|
|
done:
|
|
|
|
|
|
|
|
BX_CPU_THIS_PTR speculative_rsp = 0;
|
|
|
|
|
2003-02-13 18:04:11 +03:00
|
|
|
BX_INSTR_FAR_BRANCH(BX_CPU_ID, BX_INSTR_IS_INT,
|
2001-04-10 05:04:59 +04:00
|
|
|
BX_CPU_THIS_PTR sregs[BX_SEG_REG_CS].selector.value,
|
2002-09-13 04:15:23 +04:00
|
|
|
EIP);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
2008-03-23 00:29:41 +03:00
|
|
|
void BX_CPP_AttrRegparmN(1) BX_CPU_C::INTO(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
#if BX_DEBUGGER
|
2006-02-12 23:21:36 +03:00
|
|
|
BX_CPU_THIS_PTR show_flag |= Flag_softint;
|
2001-04-10 05:04:59 +04:00
|
|
|
#endif
|
|
|
|
|
|
|
|
if (get_OF()) {
|
2007-11-24 17:22:34 +03:00
|
|
|
BX_CPU_THIS_PTR speculative_rsp = 1;
|
|
|
|
BX_CPU_THIS_PTR prev_rsp = RSP;
|
|
|
|
|
|
|
|
// interrupt is not RSP safe
|
2001-04-10 05:04:59 +04:00
|
|
|
interrupt(4, 1, 0, 0);
|
2007-11-24 17:22:34 +03:00
|
|
|
|
|
|
|
BX_CPU_THIS_PTR speculative_rsp = 0;
|
|
|
|
|
2003-02-13 18:04:11 +03:00
|
|
|
BX_INSTR_FAR_BRANCH(BX_CPU_ID, BX_INSTR_IS_INT,
|
2001-04-10 05:04:59 +04:00
|
|
|
BX_CPU_THIS_PTR sregs[BX_SEG_REG_CS].selector.value,
|
2002-09-13 04:15:23 +04:00
|
|
|
EIP);
|
2005-03-10 01:01:13 +03:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|