2003-05-19 19:02:47 +04:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
2007-04-19 20:12:21 +04:00
|
|
|
// $Id: xmm.h,v 1.22 2007-04-19 16:12:21 sshwarts Exp $
|
2005-03-19 23:44:01 +03:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
2003-05-19 19:02:47 +04:00
|
|
|
//
|
2004-02-14 00:27:45 +03:00
|
|
|
// Copyright (c) 2003 Stanislav Shwartsman
|
2007-03-24 00:27:13 +03:00
|
|
|
// Written by Stanislav Shwartsman [sshwarts at sourceforge net]
|
2003-05-19 19:02:47 +04:00
|
|
|
//
|
|
|
|
// This library is free software; you can redistribute it and/or
|
|
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
|
|
// License as published by the Free Software Foundation; either
|
|
|
|
// version 2 of the License, or (at your option) any later version.
|
|
|
|
//
|
|
|
|
// This library is distributed in the hope that it will be useful,
|
|
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
// Lesser General Public License for more details.
|
|
|
|
//
|
|
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
|
|
// License along with this library; if not, write to the Free Software
|
|
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
//
|
|
|
|
|
|
|
|
#ifndef BX_SSE_EXTENSIONS_H
|
|
|
|
#define BX_SSE_EXTENSIONS_H
|
|
|
|
|
|
|
|
/* XMM REGISTER */
|
|
|
|
|
|
|
|
typedef union bx_xmm_reg_t {
|
|
|
|
Bit8s _sbyte[16];
|
|
|
|
Bit16s _s16[8];
|
|
|
|
Bit32s _s32[4];
|
|
|
|
Bit64s _s64[2];
|
|
|
|
Bit8u _ubyte[16];
|
|
|
|
Bit16u _u16[8];
|
|
|
|
Bit32u _u32[4];
|
|
|
|
Bit64u _u64[2];
|
|
|
|
} BxPackedXmmRegister;
|
|
|
|
|
|
|
|
#ifdef BX_BIG_ENDIAN
|
|
|
|
#define xmm64s(i) _s64[1 - (i)]
|
|
|
|
#define xmm32s(i) _s32[3 - (i)]
|
|
|
|
#define xmm16s(i) _s16[7 - (i)]
|
|
|
|
#define xmmsbyte(i) _sbyte[15 - (i)]
|
|
|
|
#define xmmubyte(i) _ubyte[15 - (i)]
|
|
|
|
#define xmm16u(i) _u16[7 - (i)]
|
|
|
|
#define xmm32u(i) _u32[3 - (i)]
|
|
|
|
#define xmm64u(i) _u64[1 - (i)]
|
|
|
|
#else
|
|
|
|
#define xmm64s(i) _s64[(i)]
|
|
|
|
#define xmm32s(i) _s32[(i)]
|
|
|
|
#define xmm16s(i) _s16[(i)]
|
|
|
|
#define xmmsbyte(i) _sbyte[(i)]
|
|
|
|
#define xmmubyte(i) _ubyte[(i)]
|
|
|
|
#define xmm16u(i) _u16[(i)]
|
|
|
|
#define xmm32u(i) _u32[(i)]
|
|
|
|
#define xmm64u(i) _u64[(i)]
|
|
|
|
#endif
|
|
|
|
|
2003-10-24 22:34:16 +04:00
|
|
|
#if BX_SUPPORT_SSE >= 1
|
|
|
|
|
2006-05-23 01:17:27 +04:00
|
|
|
#if BX_SUPPORT_X86_64
|
2003-10-24 22:34:16 +04:00
|
|
|
# define BX_XMM_REGISTERS 16
|
|
|
|
#else
|
|
|
|
# define BX_XMM_REGISTERS 8
|
|
|
|
#endif
|
|
|
|
|
2003-05-19 19:02:47 +04:00
|
|
|
/* read XMM register */
|
|
|
|
#define BX_READ_XMM_REG(index) (BX_CPU_THIS_PTR xmm[index])
|
|
|
|
|
|
|
|
/* read only high 64 bit of the register */
|
|
|
|
#define BX_READ_XMM_REG_HI_QWORD(index) \
|
|
|
|
((BX_CPU_THIS_PTR xmm[index]).xmm64u(1))
|
|
|
|
|
|
|
|
/* read only low 64 bit of the register */
|
|
|
|
#define BX_READ_XMM_REG_LO_QWORD(index) \
|
|
|
|
((BX_CPU_THIS_PTR xmm[index]).xmm64u(0))
|
|
|
|
|
|
|
|
/* read only low 32 bit of the register */
|
|
|
|
#define BX_READ_XMM_REG_LO_DWORD(index) \
|
|
|
|
((BX_CPU_THIS_PTR xmm[index]).xmm32u(0))
|
|
|
|
|
2007-04-19 20:12:21 +04:00
|
|
|
/* read only low 16 bit of the register */
|
|
|
|
#define BX_READ_XMM_REG_LO_WORD(index) \
|
|
|
|
((BX_CPU_THIS_PTR xmm[index]).xmm16u(0))
|
|
|
|
|
2003-05-19 19:02:47 +04:00
|
|
|
/* short names for above macroses */
|
|
|
|
#define BX_XMM_REG_HI_QWORD BX_READ_XMM_REG_HI_QWORD
|
|
|
|
#define BX_XMM_REG_LO_QWORD BX_READ_XMM_REG_LO_QWORD
|
|
|
|
#define BX_XMM_REG_LO_DWORD BX_READ_XMM_REG_LO_DWORD
|
|
|
|
|
|
|
|
/* store XMM register */
|
|
|
|
#define BX_WRITE_XMM_REG(index, reg) \
|
|
|
|
{ BX_CPU_THIS_PTR xmm[index] = (reg); }
|
|
|
|
|
|
|
|
/* store only high 64 bit of the register, rest of the register unchanged */
|
|
|
|
#define BX_WRITE_XMM_REG_HI_QWORD(index, reg64) \
|
|
|
|
{ (BX_CPU_THIS_PTR xmm[index]).xmm64u(1) = (reg64); }
|
|
|
|
|
|
|
|
/* store only low 64 bit of the register, rest of the register unchanged */
|
|
|
|
#define BX_WRITE_XMM_REG_LO_QWORD(index, reg64) \
|
|
|
|
{ (BX_CPU_THIS_PTR xmm[index]).xmm64u(0) = (reg64); }
|
|
|
|
|
|
|
|
/* store only low 32 bit of the register, rest of the register unchanged */
|
|
|
|
#define BX_WRITE_XMM_REG_LO_DWORD(index, reg32) \
|
|
|
|
{ (BX_CPU_THIS_PTR xmm[index]).xmm32u(0) = (reg32); }
|
|
|
|
|
|
|
|
|
|
|
|
/* MXCSR REGISTER */
|
|
|
|
|
|
|
|
/* 31|30|29|28|27|26|25|24|23|22|21|20|19|18|17|16
|
|
|
|
* ==|==|=====|==|==|==|==|==|==|==|==|==|==|==|== (reserved)
|
|
|
|
* 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0
|
|
|
|
*
|
|
|
|
* 15|14|13|12|11|10| 9| 8| 7| 6| 5| 4| 3| 2| 1| 0
|
|
|
|
* ==|==|=====|==|==|==|==|==|==|==|==|==|==|==|==
|
|
|
|
* FZ| R C |PM|UM|OM|ZM|DM|IM|DZ|PE|UE|OE|ZE|DE|IE
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* MXCSR REGISTER FIELDS DESCRIPTION */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* IE 0 Invalid-Operation Exception 0
|
|
|
|
* DE 1 Denormalized-Operand Exception 0
|
|
|
|
* ZE 2 Zero-Divide Exception 0
|
|
|
|
* OE 3 Overflow Exception 0
|
|
|
|
* UE 4 Underflow Exception 0
|
|
|
|
* PE 5 Precision Exception 0
|
|
|
|
* DZ 6 Denormals are Zeros 0
|
|
|
|
* IM 7 Invalid-Operation Exception Mask 1
|
|
|
|
* DM 8 Denormalized-Operand Exception Mask 1
|
|
|
|
* ZM 9 Zero-Divide Exception Mask 1
|
|
|
|
* OM 10 Overflow Exception Mask 1
|
|
|
|
* UM 11 Underflow Exception Mask 1
|
|
|
|
* PM 12 Precision Exception Mask 1
|
|
|
|
* RC 13-14 Floating-Point Rounding Control 00
|
|
|
|
* FZ 15 Flush-to-Zero for Masked Underflow 0
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define MXCSR_DAZ 0x00000040
|
|
|
|
#define MXCSR_EXCEPTIONS 0x0000003F
|
|
|
|
#define MXCSR_MASKED_EXCEPTIONS 0x00001F80
|
|
|
|
#define MXCSR_ROUNDING_CONTROL 0x00006000
|
|
|
|
#define MXCSR_FLUSH_MASKED_UNDERFLOW 0x00008000
|
|
|
|
|
|
|
|
#define MXCSR_IE 0x00000001
|
|
|
|
#define MXCSR_DE 0x00000002
|
|
|
|
#define MXCSR_ZE 0x00000004
|
|
|
|
#define MXCSR_OE 0x00000008
|
|
|
|
#define MXCSR_UE 0x00000010
|
|
|
|
#define MXCSR_PE 0x00000020
|
|
|
|
|
|
|
|
#define MXCSR_IM 0x00000080
|
|
|
|
#define MXCSR_DM 0x00000100
|
|
|
|
#define MXCSR_ZM 0x00000200
|
|
|
|
#define MXCSR_OM 0x00000400
|
|
|
|
#define MXCSR_UM 0x00000800
|
|
|
|
#define MXCSR_PM 0x00001000
|
|
|
|
|
2003-11-19 23:57:13 +03:00
|
|
|
#define MXCSR_RESET 0x00001F80 /* reset value of the MXCSR register */
|
|
|
|
|
2005-06-07 00:14:50 +04:00
|
|
|
struct BOCHSAPI bx_mxcsr_t
|
2003-05-19 19:02:47 +04:00
|
|
|
{
|
|
|
|
Bit32u mxcsr;
|
|
|
|
|
2003-11-19 23:57:13 +03:00
|
|
|
bx_mxcsr_t (Bit32u val = MXCSR_RESET)
|
2003-11-19 23:27:58 +03:00
|
|
|
: mxcsr(val) {}
|
|
|
|
|
2003-05-19 19:02:47 +04:00
|
|
|
#define IMPLEMENT_MXCSR_ACCESSOR(name, bitmask, bitnum) \
|
|
|
|
int get_##name () const { \
|
|
|
|
return (mxcsr & (bitmask)) >> (bitnum); \
|
|
|
|
}
|
|
|
|
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(exceptions_masks, MXCSR_MASKED_EXCEPTIONS, 7);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(DAZ, MXCSR_DAZ, 6);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(rounding_mode, MXCSR_ROUNDING_CONTROL, 13);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(flush_masked_underflow, MXCSR_FLUSH_MASKED_UNDERFLOW, 15);
|
|
|
|
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(IE, MXCSR_IE, 0);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(DE, MXCSR_DE, 1);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(ZE, MXCSR_ZE, 2);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(OE, MXCSR_OE, 3);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(UE, MXCSR_UE, 4);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(PE, MXCSR_PE, 5);
|
|
|
|
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(IM, MXCSR_IM, 7);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(DM, MXCSR_DM, 8);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(ZM, MXCSR_ZM, 9);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(OM, MXCSR_OM, 10);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(UM, MXCSR_UM, 11);
|
|
|
|
IMPLEMENT_MXCSR_ACCESSOR(PM, MXCSR_PM, 12);
|
|
|
|
|
|
|
|
void set_exceptions(int status) {
|
|
|
|
mxcsr |= (status & MXCSR_EXCEPTIONS);
|
|
|
|
}
|
|
|
|
|
|
|
|
};
|
|
|
|
|
|
|
|
#if BX_SUPPORT_DAZ
|
|
|
|
#define MXCSR_MASK 0x0000FFFF /* reset reserved bits */
|
|
|
|
#else
|
|
|
|
#define MXCSR_MASK 0x0000FFBF /* reset reserved bits */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(NEED_CPU_REG_SHORTCUTS)
|
|
|
|
#define MXCSR (BX_CPU_THIS_PTR mxcsr)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* INTEGER SATURATION */
|
|
|
|
|
|
|
|
/*
|
|
|
|
SaturateWordSToByteS converts a signed 16-bit value to a
|
|
|
|
signed 8-bit value. If the signed 16-bit value is less than -128, it
|
|
|
|
is represented by the saturated value -128 (0x80). If it is greater
|
|
|
|
than 127, it is represented by the saturated value 127 (0x7F).
|
|
|
|
*/
|
|
|
|
Bit8s SaturateWordSToByteS(Bit16s value)
|
|
|
|
BX_CPP_AttrRegparmN(1);
|
|
|
|
|
|
|
|
/*
|
|
|
|
SaturateDwordSToWordS converts a signed 32-bit value to a
|
|
|
|
signed 16-bit value. If the signed 32-bit value is less than -32768,
|
|
|
|
it is represented by the saturated value -32768 (0x8000). If it is
|
|
|
|
greater than 32767, it is represented by the saturated value 32767
|
|
|
|
(0x7FFF).
|
|
|
|
*/
|
|
|
|
Bit16s SaturateDwordSToWordS(Bit32s value)
|
|
|
|
BX_CPP_AttrRegparmN(1);
|
|
|
|
|
|
|
|
/*
|
|
|
|
SaturateWordSToByteU converts a signed 16-bit value to an
|
|
|
|
unsigned 8-bit value. If the signed 16-bit value is less than zero it
|
|
|
|
is represented by the saturated value zero (0x00).If it is greater
|
|
|
|
than 255 it is represented by the saturated value 255 (0xFF).
|
|
|
|
*/
|
|
|
|
Bit8u SaturateWordSToByteU(Bit16s value)
|
|
|
|
BX_CPP_AttrRegparmN(1);
|
|
|
|
|
|
|
|
/*
|
|
|
|
SaturateDwordSToWordU converts a signed 32-bit value
|
|
|
|
to an unsigned 16-bit value. If the signed 32-bit value is less
|
|
|
|
than zero, it is represented by the saturated value 65535
|
|
|
|
(0x0000). If it is greater than 65535, it is represented by
|
|
|
|
the saturated value 65535 (0xFFFF).
|
|
|
|
*/
|
|
|
|
Bit16u SaturateDwordSToWordU(Bit32s value)
|
|
|
|
BX_CPP_AttrRegparmN(1);
|
|
|
|
|
2003-10-24 22:34:16 +04:00
|
|
|
#endif // BX_SUPPORT_SSE
|
|
|
|
|
2003-05-19 19:02:47 +04:00
|
|
|
#endif
|