2001-10-03 13:10:38 +00:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
2011-02-24 22:05:47 +00:00
|
|
|
// $Id$
|
2001-10-03 13:10:38 +00:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
|
|
|
//
|
2021-01-31 08:22:55 +00:00
|
|
|
// Copyright (C) 2002-2021 The Bochs Project
|
2001-04-10 01:04:59 +00:00
|
|
|
//
|
|
|
|
// This library is free software; you can redistribute it and/or
|
|
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
|
|
// License as published by the Free Software Foundation; either
|
|
|
|
// version 2 of the License, or (at your option) any later version.
|
|
|
|
//
|
|
|
|
// This library is distributed in the hope that it will be useful,
|
|
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
// Lesser General Public License for more details.
|
|
|
|
//
|
|
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
|
|
// License along with this library; if not, write to the Free Software
|
2009-02-08 09:05:52 +00:00
|
|
|
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
2009-02-07 21:05:31 +00:00
|
|
|
//
|
2001-04-10 01:04:59 +00:00
|
|
|
|
|
|
|
#ifndef _PCDMA_H
|
|
|
|
#define _PCDMA_H
|
|
|
|
|
|
|
|
#if BX_USE_DMA_SMF
|
|
|
|
# define BX_DMA_SMF static
|
2002-10-24 21:07:56 +00:00
|
|
|
# define BX_DMA_THIS theDmaDevice->
|
2001-04-10 01:04:59 +00:00
|
|
|
#else
|
|
|
|
# define BX_DMA_SMF
|
|
|
|
# define BX_DMA_THIS this->
|
|
|
|
#endif
|
|
|
|
|
2002-10-24 21:07:56 +00:00
|
|
|
class bx_dma_c : public bx_dma_stub_c {
|
2001-04-10 01:04:59 +00:00
|
|
|
public:
|
|
|
|
bx_dma_c();
|
2006-03-07 21:11:20 +00:00
|
|
|
virtual ~bx_dma_c();
|
2001-04-10 01:04:59 +00:00
|
|
|
|
2023-12-01 22:58:07 +02:00
|
|
|
virtual void init(void);
|
|
|
|
virtual void reset(unsigned type);
|
|
|
|
virtual void raise_HLDA(void);
|
|
|
|
virtual void set_DRQ(unsigned channel, bool val);
|
|
|
|
virtual bool get_TC(void);
|
|
|
|
virtual void register_state(void);
|
2012-03-15 18:12:13 +00:00
|
|
|
#if BX_DEBUGGER
|
2012-04-23 17:06:19 +00:00
|
|
|
virtual void debug_dump(int argc, char **argv);
|
2012-03-15 18:12:13 +00:00
|
|
|
#endif
|
2002-06-16 15:02:28 +00:00
|
|
|
|
2023-12-01 22:58:07 +02:00
|
|
|
virtual bool registerDMA8Channel(unsigned channel,
|
2012-07-12 21:20:46 +00:00
|
|
|
Bit16u (* dmaRead)(Bit8u *data_byte, Bit16u maxlen),
|
|
|
|
Bit16u (* dmaWrite)(Bit8u *data_byte, Bit16u maxlen),
|
2002-06-16 15:02:28 +00:00
|
|
|
const char *name);
|
2023-12-01 22:58:07 +02:00
|
|
|
virtual bool registerDMA16Channel(unsigned channel,
|
2012-07-12 21:20:46 +00:00
|
|
|
Bit16u (* dmaRead)(Bit16u *data_word, Bit16u maxlen),
|
|
|
|
Bit16u (* dmaWrite)(Bit16u *data_word, Bit16u maxlen),
|
2002-06-16 15:02:28 +00:00
|
|
|
const char *name);
|
2023-12-01 22:58:07 +02:00
|
|
|
virtual bool unregisterDMAChannel(unsigned channel);
|
2001-04-10 01:04:59 +00:00
|
|
|
|
|
|
|
private:
|
|
|
|
|
2003-05-03 07:41:27 +00:00
|
|
|
static Bit32u read_handler(void *this_ptr, Bit32u address, unsigned io_len);
|
2003-03-09 14:03:32 +00:00
|
|
|
static void write_handler(void *this_ptr, Bit32u address, Bit32u value, unsigned io_len);
|
2001-04-10 01:04:59 +00:00
|
|
|
#if !BX_USE_DMA_SMF
|
2008-02-15 22:05:43 +00:00
|
|
|
Bit32u read (Bit32u address, unsigned io_len) BX_CPP_AttrRegparmN(2);
|
|
|
|
void write(Bit32u address, Bit32u value, unsigned io_len) BX_CPP_AttrRegparmN(3);
|
2001-04-10 01:04:59 +00:00
|
|
|
#endif
|
2021-01-31 10:50:53 +00:00
|
|
|
BX_DMA_SMF void control_HRQ(Bit8u ma_sl);
|
2002-08-28 19:39:00 +00:00
|
|
|
BX_DMA_SMF void reset_controller(unsigned num);
|
2002-01-18 16:33:47 +00:00
|
|
|
|
2001-04-10 01:04:59 +00:00
|
|
|
struct {
|
2021-01-31 10:50:53 +00:00
|
|
|
bool DRQ[4]; // DMA Request
|
|
|
|
bool DACK[4]; // DMA Acknowlege
|
2002-06-16 15:02:28 +00:00
|
|
|
|
2021-01-31 10:50:53 +00:00
|
|
|
bool mask[4];
|
|
|
|
bool flip_flop;
|
2001-04-10 01:04:59 +00:00
|
|
|
Bit8u status_reg;
|
|
|
|
Bit8u command_reg;
|
2021-01-31 10:50:53 +00:00
|
|
|
bool ctrl_disabled;
|
2001-04-10 01:04:59 +00:00
|
|
|
struct {
|
|
|
|
struct {
|
|
|
|
Bit8u mode_type;
|
2021-01-31 10:50:53 +00:00
|
|
|
bool address_decrement;
|
|
|
|
bool autoinit_enable;
|
2001-04-10 01:04:59 +00:00
|
|
|
Bit8u transfer_type;
|
2006-03-07 18:16:41 +00:00
|
|
|
} mode;
|
2001-04-10 01:04:59 +00:00
|
|
|
Bit16u base_address;
|
|
|
|
Bit16u current_address;
|
|
|
|
Bit16u base_count;
|
|
|
|
Bit16u current_count;
|
|
|
|
Bit8u page_reg;
|
2021-01-31 10:50:53 +00:00
|
|
|
bool used;
|
2006-03-07 18:16:41 +00:00
|
|
|
} chan[4]; /* DMA channels 0..3 */
|
|
|
|
} s[2]; // state information DMA-1 / DMA-2
|
2001-04-10 01:04:59 +00:00
|
|
|
|
2021-01-31 10:50:53 +00:00
|
|
|
bool HLDA; // Hold Acknowlege
|
|
|
|
bool TC; // Terminal Count
|
2002-06-16 15:02:28 +00:00
|
|
|
|
2005-04-06 21:09:25 +00:00
|
|
|
Bit8u ext_page_reg[16]; // Extra page registers (unused)
|
|
|
|
|
2002-06-16 15:02:28 +00:00
|
|
|
struct {
|
2012-07-12 21:20:46 +00:00
|
|
|
Bit16u (* dmaRead8)(Bit8u *data_byte, Bit16u maxlen);
|
|
|
|
Bit16u (* dmaWrite8)(Bit8u *data_byte, Bit16u maxlen);
|
|
|
|
Bit16u (* dmaRead16)(Bit16u *data_word, Bit16u maxlen);
|
|
|
|
Bit16u (* dmaWrite16)(Bit16u *data_word, Bit16u maxlen);
|
2006-03-07 18:16:41 +00:00
|
|
|
} h[4]; // DMA read and write handlers
|
|
|
|
};
|
2001-04-10 01:04:59 +00:00
|
|
|
|
|
|
|
#endif // #ifndef _PCDMA_H
|