2001-10-03 17:10:38 +04:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
2006-03-07 01:03:16 +03:00
|
|
|
// $Id: stack16.cc,v 1.20 2006-03-06 22:03:04 sshwarts Exp $
|
2001-10-03 17:10:38 +04:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
|
|
|
//
|
2001-04-10 06:20:02 +04:00
|
|
|
// Copyright (C) 2001 MandrakeSoft S.A.
|
2001-04-10 05:04:59 +04:00
|
|
|
//
|
|
|
|
// MandrakeSoft S.A.
|
|
|
|
// 43, rue d'Aboukir
|
|
|
|
// 75002 Paris - France
|
|
|
|
// http://www.linux-mandrake.com/
|
|
|
|
// http://www.mandrakesoft.com/
|
|
|
|
//
|
|
|
|
// This library is free software; you can redistribute it and/or
|
|
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
|
|
// License as published by the Free Software Foundation; either
|
|
|
|
// version 2 of the License, or (at your option) any later version.
|
|
|
|
//
|
|
|
|
// This library is distributed in the hope that it will be useful,
|
|
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
// Lesser General Public License for more details.
|
|
|
|
//
|
|
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
|
|
// License along with this library; if not, write to the Free Software
|
|
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
|
|
|
|
|
2001-05-24 22:46:34 +04:00
|
|
|
#define NEED_CPU_REG_SHORTCUTS 1
|
2001-04-10 05:04:59 +04:00
|
|
|
#include "bochs.h"
|
2006-03-07 01:03:16 +03:00
|
|
|
#include "cpu.h"
|
merge in BRANCH-io-cleanup.
To see the commit logs for this use either cvsweb or
cvs update -r BRANCH-io-cleanup and then 'cvs log' the various files.
In general this provides a generic interface for logging.
logfunctions:: is a class that is inherited by some classes, and also
. allocated as a standalone global called 'genlog'. All logging uses
. one of the ::info(), ::error(), ::ldebug(), ::panic() methods of this
. class through 'BX_INFO(), BX_ERROR(), BX_DEBUG(), BX_PANIC()' macros
. respectively.
.
. An example usage:
. BX_INFO(("Hello, World!\n"));
iofunctions:: is a class that is allocated once by default, and assigned
as the iofunction of each logfunctions instance. It is this class that
maintains the file descriptor and other output related code, at this
point using vfprintf(). At some future point, someone may choose to
write a gui 'console' for bochs to which messages would be redirected
simply by assigning a different iofunction class to the various logfunctions
objects.
More cleanup is coming, but this works for now. If you want to see alot
of debugging output, in main.cc, change onoff[LOGLEV_DEBUG]=0 to =1.
Comments, bugs, flames, to me: todd@fries.net
2001-05-15 18:49:57 +04:00
|
|
|
#define LOG_THIS BX_CPU_THIS_PTR
|
2001-04-10 05:04:59 +04:00
|
|
|
|
|
|
|
|
2005-05-21 00:06:50 +04:00
|
|
|
void BX_CPU_C::PUSH_RX(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2006-03-07 01:03:16 +03:00
|
|
|
push_16(BX_CPU_THIS_PTR gen_reg[i->opcodeReg()].word.rx);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
2005-07-31 21:57:27 +04:00
|
|
|
void BX_CPU_C::PUSH16_CS(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
push_16(BX_CPU_THIS_PTR sregs[BX_SEG_REG_CS].selector.value);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::PUSH16_DS(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
push_16(BX_CPU_THIS_PTR sregs[BX_SEG_REG_DS].selector.value);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::PUSH16_ES(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
push_16(BX_CPU_THIS_PTR sregs[BX_SEG_REG_ES].selector.value);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::PUSH16_FS(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
push_16(BX_CPU_THIS_PTR sregs[BX_SEG_REG_FS].selector.value);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::PUSH16_GS(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
push_16(BX_CPU_THIS_PTR sregs[BX_SEG_REG_GS].selector.value);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::PUSH16_SS(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
push_16(BX_CPU_THIS_PTR sregs[BX_SEG_REG_SS].selector.value);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::POP16_DS(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
Bit16u ds;
|
|
|
|
pop_16(&ds);
|
|
|
|
load_seg_reg(&BX_CPU_THIS_PTR sregs[BX_SEG_REG_DS], ds);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::POP16_ES(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
Bit16u es;
|
|
|
|
pop_16(&es);
|
|
|
|
load_seg_reg(&BX_CPU_THIS_PTR sregs[BX_SEG_REG_ES], es);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::POP16_FS(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
Bit16u fs;
|
|
|
|
pop_16(&fs);
|
|
|
|
load_seg_reg(&BX_CPU_THIS_PTR sregs[BX_SEG_REG_FS], fs);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::POP16_GS(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
Bit16u gs;
|
|
|
|
pop_16(&gs);
|
|
|
|
load_seg_reg(&BX_CPU_THIS_PTR sregs[BX_SEG_REG_GS], gs);
|
|
|
|
}
|
|
|
|
|
|
|
|
void BX_CPU_C::POP16_SS(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
Bit16u ss;
|
|
|
|
pop_16(&ss);
|
|
|
|
load_seg_reg(&BX_CPU_THIS_PTR sregs[BX_SEG_REG_SS], ss);
|
|
|
|
|
|
|
|
// POP SS inhibits interrupts, debug exceptions and single-step
|
|
|
|
// trap exceptions until the execution boundary following the
|
|
|
|
// next instruction is reached.
|
|
|
|
// Same code as MOV_SwEw()
|
|
|
|
BX_CPU_THIS_PTR inhibit_mask |=
|
|
|
|
BX_INHIBIT_INTERRUPTS | BX_INHIBIT_DEBUG;
|
|
|
|
BX_CPU_THIS_PTR async_event = 1;
|
|
|
|
}
|
|
|
|
|
2005-05-21 00:06:50 +04:00
|
|
|
void BX_CPU_C::POP_RX(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
Bit16u rx;
|
|
|
|
pop_16(&rx);
|
2002-09-21 03:17:51 +04:00
|
|
|
BX_CPU_THIS_PTR gen_reg[i->opcodeReg()].word.rx = rx;
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
2005-05-21 00:06:50 +04:00
|
|
|
void BX_CPU_C::POP_Ew(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
Bit16u val16;
|
|
|
|
|
|
|
|
pop_16(&val16);
|
|
|
|
|
2002-09-20 07:52:59 +04:00
|
|
|
if (i->modC0()) {
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_WRITE_16BIT_REG(i->rm(), val16);
|
2005-05-21 00:06:50 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
else {
|
|
|
|
// Note: there is one little weirdism here. When 32bit addressing
|
|
|
|
// is used, it is possible to use ESP in the modrm addressing.
|
|
|
|
// If used, the value of ESP after the pop is used to calculate
|
|
|
|
// the address.
|
2002-09-20 07:52:59 +04:00
|
|
|
if (i->as32L() && (!i->modC0()) && (i->rm()==4) && (i->sibBase()==4)) {
|
2003-03-17 03:41:01 +03:00
|
|
|
BX_CPU_CALL_METHODR (i->ResolveModrm, (i));
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
2005-05-21 00:06:50 +04:00
|
|
|
write_virtual_word(i->seg(), RMAddr(i), &val16);
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
2005-07-31 21:57:27 +04:00
|
|
|
#if BX_CPU_LEVEL >= 3
|
2005-05-21 00:06:50 +04:00
|
|
|
void BX_CPU_C::PUSHAD16(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
Bit32u temp_ESP;
|
|
|
|
Bit16u sp;
|
|
|
|
|
|
|
|
if (BX_CPU_THIS_PTR sregs[BX_SEG_REG_SS].cache.u.segment.d_b)
|
|
|
|
temp_ESP = ESP;
|
|
|
|
else
|
|
|
|
temp_ESP = SP;
|
|
|
|
|
|
|
|
#if BX_CPU_LEVEL >= 2
|
2005-05-21 00:06:50 +04:00
|
|
|
if (protected_mode()) {
|
|
|
|
if ( !can_push(&BX_CPU_THIS_PTR sregs[BX_SEG_REG_SS].cache, temp_ESP, 16) ) {
|
|
|
|
BX_ERROR(("PUSHAD(): stack doesn't have enough room!"));
|
|
|
|
exception(BX_SS_EXCEPTION, 0, 0);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
else
|
2001-04-10 05:04:59 +04:00
|
|
|
#endif
|
2005-05-21 00:06:50 +04:00
|
|
|
{
|
|
|
|
if (temp_ESP < 16)
|
|
|
|
BX_PANIC(("PUSHAD: eSP < 16"));
|
|
|
|
}
|
|
|
|
|
|
|
|
sp = SP;
|
|
|
|
|
|
|
|
/* ??? optimize this by using virtual write, all checks passed */
|
|
|
|
push_16(AX);
|
|
|
|
push_16(CX);
|
|
|
|
push_16(DX);
|
|
|
|
push_16(BX);
|
|
|
|
push_16(sp);
|
|
|
|
push_16(BP);
|
|
|
|
push_16(SI);
|
|
|
|
push_16(DI);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
2005-05-21 00:06:50 +04:00
|
|
|
void BX_CPU_C::POPAD16(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2005-05-21 00:06:50 +04:00
|
|
|
Bit16u di, si, bp, tmp, bx, dx, cx, ax;
|
|
|
|
|
|
|
|
if (protected_mode()) {
|
|
|
|
if ( !can_pop(16) ) {
|
|
|
|
BX_ERROR(("POPA: not enough bytes on stack"));
|
|
|
|
exception(BX_SS_EXCEPTION, 0, 0);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* ??? optimize this */
|
|
|
|
pop_16(&di);
|
|
|
|
pop_16(&si);
|
|
|
|
pop_16(&bp);
|
|
|
|
pop_16(&tmp); /* value for SP discarded */
|
|
|
|
pop_16(&bx);
|
|
|
|
pop_16(&dx);
|
|
|
|
pop_16(&cx);
|
|
|
|
pop_16(&ax);
|
|
|
|
|
|
|
|
DI = di;
|
|
|
|
SI = si;
|
|
|
|
BP = bp;
|
|
|
|
BX = bx;
|
|
|
|
DX = dx;
|
|
|
|
CX = cx;
|
|
|
|
AX = ax;
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
2005-07-31 21:57:27 +04:00
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2005-05-21 00:06:50 +04:00
|
|
|
void BX_CPU_C::PUSH_Iw(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2004-11-02 19:10:02 +03:00
|
|
|
push_16(i->Iw());
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
2005-05-21 00:06:50 +04:00
|
|
|
void BX_CPU_C::PUSH_Ew(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2005-05-21 00:06:50 +04:00
|
|
|
Bit16u op1_16;
|
|
|
|
|
|
|
|
/* op1_16 is a register or memory reference */
|
|
|
|
if (i->modC0()) {
|
|
|
|
op1_16 = BX_READ_16BIT_REG(i->rm());
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
/* pointer, segment address pair */
|
|
|
|
read_virtual_word(i->seg(), RMAddr(i), &op1_16);
|
|
|
|
}
|
|
|
|
|
|
|
|
push_16(op1_16);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|