toaruos/kernel/arch/x86_64/bootstrap.S

240 lines
4.1 KiB
ArmAsm
Raw Normal View History

2021-05-31 04:47:02 +03:00
/*
This is primarily adapted from Toaru's 32-bit mulitboot bootstrap.
Instead of jumping straight to our C entry point, however, we need
to (obviously) get ourselves set up for long mode first by setting
up initial page tables, etc.
*/
.section .multiboot
.code32
.extern bss_start
.extern end
.extern phys
/* Multiboot 1 header */
2021-05-31 04:47:02 +03:00
.set MB_MAGIC, 0x1BADB002
.set MB_FLAG_PAGE_ALIGN, 1 << 0
.set MB_FLAG_MEMORY_INFO, 1 << 1
.set MB_FLAG_GRAPHICS, 1 << 2
.set MB_FLAG_AOUT, 1 << 16
.set MB_FLAGS, MB_FLAG_PAGE_ALIGN | MB_FLAG_MEMORY_INFO | MB_FLAG_GRAPHICS | MB_FLAG_AOUT
2021-05-31 04:47:02 +03:00
.set MB_CHECKSUM, -(MB_MAGIC + MB_FLAGS)
/* Multiboot section */
.align 4
2021-05-31 04:47:02 +03:00
multiboot_header:
.long MB_MAGIC
.long MB_FLAGS
.long MB_CHECKSUM
.long multiboot_header /* header_addr */
.long phys /* load_addr */
.long bss_start /* load_end_addr */
.long end /* bss_end_addr */
.long start /* entry_addr */
2021-05-31 04:47:02 +03:00
/* Request linear graphics mode */
.long 0x00000000
.long 1024
.long 768
.long 32
2021-10-20 10:03:05 +03:00
/* Multiboot 2 header */
.set MB2_MAGIC, 0xe85250d6
.set MB2_ARCH, 0
.set MB2_LENGTH, (multiboot2_header_end - multiboot2_header)
.set MB2_CHECKSUM, -(MB2_MAGIC + MB2_ARCH + MB2_LENGTH)
.align 8
multiboot2_header:
.long MB2_MAGIC
.long MB2_ARCH
.long MB2_LENGTH
.long MB2_CHECKSUM
/* Address tag */
.align 8
mb2_tag_addr:
.word 2
.word 0
.long 24
.long multiboot2_header
.long phys
.long bss_start
.long end
/* Entry tag */
.align 8
mb2_tag_entry:
.word 3
.word 0
.long 12
.long start
/* Framebuffer tag */
.align 8
mb2_tag_fb:
.word 5
.word 0
.long 20
.long 1024
.long 768
.long 32
.align 8
.word 4
.word 0
.long 12
.long 2 /* We support EGA text, but don't require it */
/* Modules must be aligned */
.align 8
.word 6
.word 0
.long 8
/* End tag */
.align 8
.word 0
.word 0
.long 8
multiboot2_header_end:
2021-05-31 04:47:02 +03:00
/* .stack resides in .bss */
.section .stack, "aw", @nobits
stack_bottom:
.skip 16384 /* 16KiB */
.global stack_top
stack_top:
.section .bootstrap
.code32
.align 4
.extern jmp_to_long
.type jmp_to_long, @function
.extern kmain
.type kmain, @function
.global start
.type start, @function
start:
/* Setup our stack */
mov $stack_top, %esp
/* Make sure our stack is 16-byte aligned */
and $-16, %esp
pushl $0
pushl %esp
pushl $0
pushl %eax /* Multiboot header magic */
pushl $0
pushl %ebx /* Multiboot header pointer */
jmp jmp_to_long
.align 4
jmp_to_long:
.extern init_page_region
/* Set up initial page region, which was zero'd for us by the loader */
mov $init_page_region, %edi
mov %edi, %cr3
/* PML4[0] = &PDP[0] | (PRESENT, WRITABLE, USER) */
mov $0x1007, %eax
add %edi, %eax
mov %eax, (%edi)
/* PDP[0] = &PD[0] | (PRESENT, WRITABLE, USER) */
add $0x1000, %edi
mov $0x1003, %eax
add %edi, %eax
mov %eax, (%edi)
/* Set 32 2MiB pages to map 64MiB of low memory temporarily, which should
be enough to get us through our C MMU initialization where we then
use 2MiB pages to map all of the 4GiB standard memory space and map
a much more restricted subset of the kernel in the lower address space. */
add $0x1000, %edi
mov $0x87, %ebx
mov $32, %ecx
.set_entry:
mov %ebx, (%edi)
add $0x200000, %ebx
add $8, %edi
loop .set_entry
/* Enable PAE */
mov %cr4, %eax
or $32, %eax
mov %eax, %cr4
/* EFER */
mov $0xC0000080, %ecx
rdmsr
or $256, %eax
wrmsr
/* Set PG */
mov %cr0, %eax
or $0x80000000, %eax
mov %eax, %cr0
lgdt gdtr
ljmp $0x08,$realm64
.align 8
gdtr:
.word gdt_end-gdt_base
.quad gdt_base
gdt_base:
/* Null */
.quad 0
/* Code */
.word 0
.word 0
.byte 0
.byte 0x9a
.byte 0x20
.byte 0
/* Data */
.word 0xffff
.word 0
.byte 0
.byte 0x92
.byte 0
.byte 0
gdt_end:
.code64
.align 8
.section .bootstrap
realm64:
cli
mov $0x10, %ax
mov %ax, %ds
mov %ax, %es
mov %ax, %fs
mov %ax, %gs
mov %ax, %ss
pop %rdi
pop %rsi
pop %rdx
callq kmain
halt:
cli
hlt
jmp halt