Sakura Nakamoto
44cb46a17e
Revert "Removed save GPR code in read_sector"
...
This reverts commit c797223699
2019-07-08 22:23:58 +01:00
Sakura Nakamoto
c797223699
Removed save GPR code in read_sector
2019-07-08 21:31:54 +01:00
Sakura Nakamoto
3b44ce6ffc
Made error messages more specific
2019-07-08 20:41:17 +01:00
mintsuki
859b767b5d
Misc fixes to disk driver and real mode ints
2019-06-03 00:14:32 +02:00
mint
33ce263987
Merge pull request #3 from iiSaLMaN/disk-cached-read
...
Implement a cached read function + slight updates on disk.c
2019-06-02 18:26:54 +02:00
iiSaLMaN
304819cea5
some slight updates
2019-06-02 12:18:10 +03:00
iiSaLMaN
e34646ba6c
Add cached read function + some slight updates
2019-06-02 12:17:49 +03:00
mintsuki
3768a8cf2e
Other small changes to disk driver
2019-06-01 23:56:20 +02:00
mintsuki
bbfc5d36af
Adjustments to disk driver
2019-06-01 23:48:33 +02:00
mintsuki
fc6c21ec77
Moved disk stuff to the right place
2019-06-01 23:38:40 +02:00
iiSaLMaN
7506fcb820
Add simple disk library ( #2 )
...
* Simple disk library
* Simple disk library
* add rm_seg and rm_off
* Make interrupt call per 128 sectors
* Matching code style + some modifies
* change max count to 127 + slight modifies
max count of sectors to make a call with is 127 instead of 128
* make setup_dap static
* Matching actual code style + slight modifies
2019-06-01 23:34:24 +02:00
mintsuki
77572b0df4
Added print
2019-05-31 07:19:02 +02:00
mintsuki
3645ec0b75
Added libc.h
2019-05-31 06:23:23 +02:00
mintsuki
d1a4f7856f
Added rm_int function to execute real mode interrupts from pmode
2019-05-31 05:47:13 +02:00
mintsuki
6d53345231
Added license
2019-05-30 19:30:15 +02:00
mintsuki
3de2394f23
Make stage 3 32 bit
2019-05-30 16:35:49 +02:00
mintsuki
563825e44d
Enable A20 line and enter 'unreal mode' in the bootsect
2019-05-30 16:25:23 +02:00
mintsuki
3c4c1a878a
Add separate bootsector and stage2, add VGA text mode driver
2019-05-30 15:59:25 +02:00
mintsuki
276928841a
Initial commit
2019-05-15 06:08:56 +02:00
mint
cd38e24806
Initial commit
2019-05-15 06:02:12 +02:00
