Aren/haiku
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Style cleanup, space after switch as it is not a function

Browse Source
This commit is contained in:
Alexander von Gluck IV 2011-12-09 21:22:48 -06:00
parent 79ac92f311
commit 802ac6355d
4 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/add-ons/accelerants/radeon_hd/connector.cpp
View File

@ -67,7 +67,7 @@ dp_aux_speak(uint32 hwLine, uint8* send, int sendBytes,
*ack = args.v1.ucReplyStatus;
switch(args.v1.ucReplyStatus) {
switch (args.v1.ucReplyStatus) {
case 1:
ERROR("%s: dp_aux_ch timeout!\n", __func__);
return B_TIMED_OUT;
@ -978,7 +978,7 @@ connector_probe()
gConnector[connectorIndex]->encoder.isTV = false;
gConnector[connectorIndex]->encoder.isHDMI = false;
switch(connectorType) {
switch (connectorType) {
case VIDEO_CONNECTOR_COMPOSITE:
case VIDEO_CONNECTOR_SVIDEO:
case VIDEO_CONNECTOR_9DIN:

6
src/add-ons/accelerants/radeon_hd/display.cpp
View File

@ -47,7 +47,7 @@ init_registers(register_info* regs, uint8 crtcID)
// Evergreen
uint32 offset = 0;
switch(crtcID) {
switch (crtcID) {
case 0:
offset = EVERGREEN_CRTC0_REGISTER_OFFSET;
regs->vgaControl = AVIVO_D1VGA_CONTROL;
@ -111,7 +111,7 @@ init_registers(register_info* regs, uint8 crtcID)
// R700 series
uint32 offset = 0;
switch(crtcID) {
switch (crtcID) {
case 0:
offset = R600_CRTC0_REGISTER_OFFSET;
regs->vgaControl = AVIVO_D1VGA_CONTROL;
@ -158,7 +158,7 @@ init_registers(register_info* regs, uint8 crtcID)
// Avivo+
uint32 offset = 0;
switch(crtcID) {
switch (crtcID) {
case 0:
offset = R600_CRTC0_REGISTER_OFFSET;
regs->vgaControl = AVIVO_D1VGA_CONTROL;

2
src/add-ons/accelerants/radeon_hd/encoder.cpp
View File

@ -1243,7 +1243,7 @@ encoder_object_lookup(uint32 encoderFlags, uint8 dacID)
uint32
encoder_type_lookup(uint32 encoderID, uint32 connectorFlags)
{
switch(encoderID) {
switch (encoderID) {
case ENCODER_OBJECT_ID_INTERNAL_LVDS:
case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:

2
src/add-ons/accelerants/radeon_hd/mode.cpp
View File

@ -124,7 +124,7 @@ radeon_dpms_set(int mode)
{
radeon_shared_info &info = *gInfo->shared_info;
switch(mode) {
switch (mode) {
case B_DPMS_ON:
TRACE("%s: ON\n", __func__);
for (uint8 id = 0; id < MAX_DISPLAY; id++) {