* Remove PXA270 code from Freerunner header file
git-svn-id: file:///srv/svn/repos/haiku/haiku/trunk@39048 a95241bf-73f2-0310-859d-f6bbb57e9c96
This commit is contained in:
parent
fae657041d
commit
150820bc87
@ -41,84 +41,4 @@
|
||||
#define UART1_BASE 0x50004000
|
||||
#define UART2_BASE 0x50008000
|
||||
|
||||
/* XXX:FIXME below! */
|
||||
|
||||
#define CKEN 0x41300004
|
||||
#define UART_RHR 0
|
||||
#define UART_THR 0
|
||||
#define UART_DLL 0
|
||||
#define UART_IER 1
|
||||
#define UART_DLH 1
|
||||
#define UART_IIR 2
|
||||
#define UART_FCR 2
|
||||
#define UART_EFR 2
|
||||
#define UART_LCR 3
|
||||
#define UART_MCR 4
|
||||
#define UART_LSR 5
|
||||
#define UART_MSR 6
|
||||
#define UART_TCR 6
|
||||
#define UART_SPR 7
|
||||
#define UART_TLR 7
|
||||
#define UART_MDR1 8
|
||||
#define UART_MDR2 9
|
||||
#define UART_SFLSR 10
|
||||
#define UART_RESUME 11
|
||||
#define UART_TXFLL 10
|
||||
#define UART_TXFLH 11
|
||||
#define UART_SFREGL 12
|
||||
#define UART_SFREGH 13
|
||||
#define UART_RXFLL 12
|
||||
#define UART_RXFLH 13
|
||||
#define UART_BLR 14
|
||||
#define UART_UASR 14
|
||||
#define UART_ACREG 15
|
||||
#define UART_SCR 16
|
||||
#define UART_SSR 17
|
||||
#define UART_EBLR 18
|
||||
#define UART_MVR 19
|
||||
#define UART_SYSC 20
|
||||
|
||||
/* DMA controller */
|
||||
|
||||
typedef struct pxa27x_dma_descriptor {
|
||||
uint32 ddadr;
|
||||
uint32 dsadr;
|
||||
uint32 dtadr;
|
||||
uint32 dcmd;
|
||||
} pxa27x_dma_descriptor __attribute__ ((aligned(16)));
|
||||
|
||||
/* LCD controller */
|
||||
|
||||
#define LCC_BASE 0x44000000
|
||||
|
||||
#define LCCR0 (LCC_BASE+0x00)
|
||||
#define LCCR1 (LCC_BASE+0x04)
|
||||
#define LCCR2 (LCC_BASE+0x08)
|
||||
#define LCCR3 (LCC_BASE+0x0C)
|
||||
#define LCCR4 (LCC_BASE+0x10)
|
||||
#define LCCR5 (LCC_BASE+0x14)
|
||||
|
||||
#define LCSR1 (LCC_BASE+0x34)
|
||||
#define LCSR0 (LCC_BASE+0x38)
|
||||
#define LIIDR (LCC_BASE+0x3C)
|
||||
|
||||
#define OVL1C1 (LCC_BASE+0x50)
|
||||
#define OVL1C2 (LCC_BASE+0x60)
|
||||
#define OVL2C1 (LCC_BASE+0x70)
|
||||
#define OVL2C2 (LCC_BASE+0x80)
|
||||
|
||||
#define LCC_CCR (LCC_BASE+0x90)
|
||||
#define LCC_CMDCR (LCC_BASE+0x100)
|
||||
|
||||
#define FDADR0 (LCC_BASE+0x200)
|
||||
#define FBR0 (LCC_BASE+0x020)
|
||||
#define FSADR0 (LCC_BASE+0x204)
|
||||
|
||||
typedef struct pxa27x_lcd_dma_descriptor {
|
||||
uint32 fdadr;
|
||||
uint32 fsadr;
|
||||
uint32 fidr;
|
||||
uint32 ldcmd;
|
||||
} pxa27x_lcd_dma_descriptor __attribute__ ((aligned(16)));
|
||||
|
||||
#endif /* __PLATFORM_ARM920T_H */
|
||||
|
Loading…
x
Reference in New Issue
Block a user