2010-04-19 18:16:48 +04:00
|
|
|
/*
|
2022-02-18 19:41:52 +03:00
|
|
|
* Copyright 2022, Haiku Inc. All rights reserved.
|
|
|
|
* Distributed under the terms of the MIT License.
|
|
|
|
*
|
2010-04-19 18:16:48 +04:00
|
|
|
* Copyright 2010, Ingo Weinhold, ingo_weinhold@gmx.de.
|
|
|
|
* Distributed under the terms of the MIT License.
|
|
|
|
*/
|
|
|
|
#ifndef _SYSTEM_ARCH_ARM_DEFS_H
|
|
|
|
#define _SYSTEM_ARCH_ARM_DEFS_H
|
|
|
|
|
|
|
|
|
|
|
|
#define SPINLOCK_PAUSE() do {} while (false)
|
|
|
|
|
2022-02-24 22:41:57 +03:00
|
|
|
#define CPSR_MODE_MASK 0x1f
|
|
|
|
#define CPSR_MODE_USR 0x10
|
2022-09-04 20:09:26 +03:00
|
|
|
#define CPSR_MODE_FIQ 0x11
|
|
|
|
#define CPSR_MODE_IRQ 0x12
|
2022-02-28 15:35:08 +03:00
|
|
|
#define CPSR_MODE_SVC 0x13
|
2022-09-04 20:09:26 +03:00
|
|
|
#define CPSR_MODE_ABT 0x17
|
|
|
|
#define CPSR_MODE_UND 0x1b
|
2022-02-28 15:35:08 +03:00
|
|
|
#define CPSR_MODE_SYS 0x1f
|
|
|
|
|
|
|
|
#define CPSR_T 0x20
|
|
|
|
#define CPSR_F 0x40
|
|
|
|
#define CPSR_I 0x80
|
2022-02-24 22:41:57 +03:00
|
|
|
|
2022-02-18 19:41:52 +03:00
|
|
|
#define FSR_WNR 0x800
|
2010-04-19 18:16:48 +04:00
|
|
|
|
|
|
|
#endif /* _SYSTEM_ARCH_ARM_DEFS_H */
|