a30b258c9c
handled): - export bge(4) and bnx(4) CHIP ID and PHY flags to brgphy(4). Move to "unsigned int" rather than "int", and reuse the same softc members for chipid and phyflags (behavior controlled by the sc_isbge/isbnx boolean). - apply bug fix for revisions A and B, so that autonegotiation can complete (from OpenBSD). Bug reported by Rivo Nurges via private mail, patch tested and confirmed working by him (with thanks!)
4733 lines
199 KiB
C
4733 lines
199 KiB
C
/* $NetBSD: if_bnxreg.h,v 1.14 2011/05/02 09:03:10 jym Exp $ */
|
|
/* $OpenBSD: if_bnxreg.h,v 1.33 2009/09/05 16:02:28 claudio Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 2006 Broadcom Corporation
|
|
* David Christensen <davidch@broadcom.com>. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. Neither the name of Broadcom Corporation nor the name of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written consent.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS'
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
|
|
* THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD: src/sys/dev/bce/if_bcereg.h,v 1.4 2006/05/04 00:34:07 mjacob Exp $
|
|
*/
|
|
|
|
#define ETHER_ALIGN 2
|
|
|
|
/* General controller flags -- bnx_flags element in bnx_softc */
|
|
#define BNX_PCIX_FLAG 0x01
|
|
#define BNX_PCI_32BIT_FLAG 0x02
|
|
#define BNX_ONE_TDMA_FLAG 0x04 /* Deprecated */
|
|
#define BNX_NO_WOL_FLAG 0x08
|
|
#define BNX_USING_DAC_FLAG 0x10
|
|
#define BNX_USING_MSI_FLAG 0x20
|
|
#define BNX_MFW_ENABLE_FLAG 0x40
|
|
#define BNX_ACTIVE_FLAG 0x80
|
|
#define BNX_ALLOC_PKTS_FLAG 0x100
|
|
|
|
/* PHY specific flags -- bnx_phy_flags element in bnx_softc */
|
|
#define BNX_PHY_SERDES_FLAG 0x001
|
|
#define BNX_PHY_CRC_FIX_FLAG 0x002
|
|
#define BNX_PHY_PARALLEL_DETECT_FLAG 0x004
|
|
#define BNX_PHY_2_5G_CAPABLE_FLAG 0x008
|
|
#define BNX_PHY_INT_MODE_MASK_FLAG 0x300
|
|
#define BNX_PHY_INT_MODE_AUTO_POLLING_FLAG 0x100
|
|
#define BNX_PHY_INT_MODE_LINK_READY_FLAG 0x200
|
|
#define BNX_PHY_IEEE_CLAUSE_45_FLAG 0x400
|
|
|
|
/****************************************************************************/
|
|
/* Debugging macros and definitions. */
|
|
/****************************************************************************/
|
|
#define BNX_CP_LOAD 0x00000001
|
|
#define BNX_CP_SEND 0x00000002
|
|
#define BNX_CP_RECV 0x00000004
|
|
#define BNX_CP_INTR 0x00000008
|
|
#define BNX_CP_UNLOAD 0x00000010
|
|
#define BNX_CP_RESET 0x00000020
|
|
#define BNX_CP_ALL 0x00FFFFFF
|
|
|
|
#define BNX_CP_MASK 0x00FFFFFF
|
|
|
|
#define BNX_LEVEL_FATAL 0x00000000
|
|
#define BNX_LEVEL_WARN 0x01000000
|
|
#define BNX_LEVEL_INFO 0x02000000
|
|
#define BNX_LEVEL_VERBOSE 0x03000000
|
|
#define BNX_LEVEL_EXCESSIVE 0x04000000
|
|
|
|
#define BNX_LEVEL_MASK 0xFF000000
|
|
|
|
#define BNX_WARN_LOAD (BNX_CP_LOAD | BNX_LEVEL_WARN)
|
|
#define BNX_INFO_LOAD (BNX_CP_LOAD | BNX_LEVEL_INFO)
|
|
#define BNX_VERBOSE_LOAD (BNX_CP_LOAD | BNX_LEVEL_VERBOSE)
|
|
#define BNX_EXCESSIVE_LOAD (BNX_CP_LOAD | BNX_LEVEL_EXCESSIVE)
|
|
|
|
#define BNX_WARN_SEND (BNX_CP_SEND | BNX_LEVEL_WARN)
|
|
#define BNX_INFO_SEND (BNX_CP_SEND | BNX_LEVEL_INFO)
|
|
#define BNX_VERBOSE_SEND (BNX_CP_SEND | BNX_LEVEL_VERBOSE)
|
|
#define BNX_EXCESSIVE_SEND (BNX_CP_SEND | BNX_LEVEL_EXCESSIVE)
|
|
|
|
#define BNX_WARN_RECV (BNX_CP_RECV | BNX_LEVEL_WARN)
|
|
#define BNX_INFO_RECV (BNX_CP_RECV | BNX_LEVEL_INFO)
|
|
#define BNX_VERBOSE_RECV (BNX_CP_RECV | BNX_LEVEL_VERBOSE)
|
|
#define BNX_EXCESSIVE_RECV (BNX_CP_RECV | BNX_LEVEL_EXCESSIVE)
|
|
|
|
#define BNX_WARN_INTR (BNX_CP_INTR | BNX_LEVEL_WARN)
|
|
#define BNX_INFO_INTR (BNX_CP_INTR | BNX_LEVEL_INFO)
|
|
#define BNX_VERBOSE_INTR (BNX_CP_INTR | BNX_LEVEL_VERBOSE)
|
|
#define BNX_EXCESSIVE_INTR (BNX_CP_INTR | BNX_LEVEL_EXCESSIVE)
|
|
|
|
#define BNX_WARN_UNLOAD (BNX_CP_UNLOAD | BNX_LEVEL_WARN)
|
|
#define BNX_INFO_UNLOAD (BNX_CP_UNLOAD | BNX_LEVEL_INFO)
|
|
#define BNX_VERBOSE_UNLOAD (BNX_CP_UNLOAD | BNX_LEVEL_VERBOSE)
|
|
#define BNX_EXCESSIVE_UNLOAD (BNX_CP_UNLOAD | BNX_LEVEL_EXCESSIVE)
|
|
|
|
#define BNX_WARN_RESET (BNX_CP_RESET | BNX_LEVEL_WARN)
|
|
#define BNX_INFO_RESET (BNX_CP_RESET | BNX_LEVEL_INFO)
|
|
#define BNX_VERBOSE_RESET (BNX_CP_RESET | BNX_LEVEL_VERBOSE)
|
|
#define BNX_EXCESSIVE_RESET (BNX_CP_RESET | BNX_LEVEL_EXCESSIVE)
|
|
|
|
#define BNX_FATAL (BNX_CP_ALL | BNX_LEVEL_FATAL)
|
|
#define BNX_WARN (BNX_CP_ALL | BNX_LEVEL_WARN)
|
|
#define BNX_INFO (BNX_CP_ALL | BNX_LEVEL_INFO)
|
|
#define BNX_VERBOSE (BNX_CP_ALL | BNX_LEVEL_VERBOSE)
|
|
#define BNX_EXCESSIVE (BNX_CP_ALL | BNX_LEVEL_EXCESSIVE)
|
|
|
|
#define BNX_CODE_PATH(cp) ((cp & BNX_CP_MASK) & bnx_debug)
|
|
#define BNX_MSG_LEVEL(lv) ((lv & BNX_LEVEL_MASK) <= (bnx_debug & BNX_LEVEL_MASK))
|
|
#define BNX_LOG_MSG(m) (BNX_CODE_PATH(m) && BNX_MSG_LEVEL(m))
|
|
|
|
#ifdef BNX_DEBUG
|
|
|
|
/* Print a message based on the logging level and code path. */
|
|
#define DBPRINT(sc, level, format, args...) \
|
|
if (BNX_LOG_MSG(level)) { \
|
|
aprint_debug_dev(sc->bnx_dev, format, ## args); \
|
|
}
|
|
|
|
/* Runs a particular command based on the logging level and code path. */
|
|
#define DBRUN(m, args...) \
|
|
if (BNX_LOG_MSG(m)) { \
|
|
args; \
|
|
}
|
|
|
|
/* Runs a particular command based on the logging level. */
|
|
#define DBRUNLV(level, args...) \
|
|
if (BNX_MSG_LEVEL(level)) { \
|
|
args; \
|
|
}
|
|
|
|
/* Runs a particular command based on the code path. */
|
|
#define DBRUNCP(cp, args...) \
|
|
if (BNX_CODE_PATH(cp)) { \
|
|
args; \
|
|
}
|
|
|
|
/* Runs a particular command based on a condition. */
|
|
#define DBRUNIF(cond, args...) \
|
|
if (cond) { \
|
|
args; \
|
|
}
|
|
#if 0
|
|
/* Needed for random() function which is only used in debugging. */
|
|
#include <sys/random.h>
|
|
#endif
|
|
|
|
/* Returns FALSE in "defects" per 2^31 - 1 calls, otherwise returns TRUE. */
|
|
#define DB_RANDOMFALSE(defects) (random() > defects)
|
|
#define DB_OR_RANDOMFALSE(defects) || (random() > defects)
|
|
#define DB_AND_RANDOMFALSE(defects) && (random() > ddfects)
|
|
|
|
/* Returns TRUE in "defects" per 2^31 - 1 calls, otherwise returns FALSE. */
|
|
#define DB_RANDOMTRUE(defects) (random() < defects)
|
|
#define DB_OR_RANDOMTRUE(defects) || (random() < defects)
|
|
#define DB_AND_RANDOMTRUE(defects) && (random() < defects)
|
|
|
|
#else
|
|
|
|
#define DBPRINT(level, format, ...)
|
|
#define DBRUN(m, ...)
|
|
#define DBRUNLV(level, ...)
|
|
#define DBRUNCP(cp, ...)
|
|
#define DBRUNIF(cond, ...)
|
|
#define DB_RANDOMFALSE(defects)
|
|
#define DB_OR_RANDOMFALSE(percent)
|
|
#define DB_AND_RANDOMFALSE(percent)
|
|
#define DB_RANDOMTRUE(defects)
|
|
#define DB_OR_RANDOMTRUE(percent)
|
|
#define DB_AND_RANDOMTRUE(percent)
|
|
|
|
#endif /* BNX_DEBUG */
|
|
|
|
|
|
/****************************************************************************/
|
|
/* Device identification definitions. */
|
|
/****************************************************************************/
|
|
#define BRCM_VENDORID 0x14E4
|
|
#define BRCM_DEVICEID_BCM5706 0x164A
|
|
#define BRCM_DEVICEID_BCM5706S 0x16AA
|
|
#define BRCM_DEVICEID_BCM5708 0x164C
|
|
#define BRCM_DEVICEID_BCM5708S 0x16AC
|
|
|
|
#define HP_VENDORID 0x103C
|
|
|
|
#define PCI_ANY_ID (u_int16_t) (~0U)
|
|
|
|
/* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */
|
|
|
|
#define _BNX_CHIP_NUM(chipid) ((chipid) & 0xffff0000)
|
|
#define BNX_CHIP_NUM(sc) _BNX_CHIP_NUM((sc)->bnx_chipid)
|
|
#define BNX_CHIP_NUM_5706 0x57060000
|
|
#define BNX_CHIP_NUM_5708 0x57080000
|
|
#define BNX_CHIP_NUM_5709 0x57090000
|
|
#define BNX_CHIP_NUM_5716 0x57160000
|
|
|
|
#define _BNX_CHIP_REV(chipid) ((chipid) & 0x0000f000)
|
|
#define BNX_CHIP_REV(sc) _BNX_CHIP_REV((sc)->bnx_chipid)
|
|
#define BNX_CHIP_REV_Ax 0x00000000
|
|
#define BNX_CHIP_REV_Bx 0x00001000
|
|
#define BNX_CHIP_REV_Cx 0x00002000
|
|
|
|
#define BNX_CHIP_METAL(sc) (((sc)->bnx_chipid) & 0x00000ff0)
|
|
#define BNX_CHIP_BOND(bp) (((sc)->bnx_chipid) & 0x0000000f)
|
|
|
|
#define BNX_CHIP_ID(sc) (((sc)->bnx_chipid) & 0xfffffff0)
|
|
|
|
#define BNX_CHIP_ID_5706_A0 0x57060000
|
|
#define BNX_CHIP_ID_5706_A1 0x57060010
|
|
#define BNX_CHIP_ID_5706_A2 0x57060020
|
|
#define BNX_CHIP_ID_5706_A3 0x57060030
|
|
#define BNX_CHIP_ID_5708_A0 0x57080000
|
|
#define BNX_CHIP_ID_5708_B0 0x57081000
|
|
#define BNX_CHIP_ID_5708_B1 0x57081010
|
|
#define BNX_CHIP_ID_5708_B2 0x57081020
|
|
#define BNX_CHIP_ID_5709_A0 0x57090000
|
|
#define BNX_CHIP_ID_5709_A1 0x57090010
|
|
#define BNX_CHIP_ID_5709_B0 0x57091000
|
|
#define BNX_CHIP_ID_5709_B1 0x57091010
|
|
#define BNX_CHIP_ID_5709_B2 0x57091020
|
|
#define BNX_CHIP_ID_5709_C0 0x57092000
|
|
#define BNX_CHIP_ID_5716_C0 0x57162000
|
|
|
|
#define BNX_CHIP_BOND_ID(sc) (((sc)->bnx_chipid) & 0xf)
|
|
|
|
/* A serdes chip will have the first bit of the bond id set. */
|
|
#define BNX_CHIP_BOND_ID_SERDES_BIT 0x01
|
|
|
|
|
|
/* shorthand one */
|
|
#define BNX_ASICREV(x) ((x) >> 28)
|
|
#define BNX_ASICREV_BCM5700 0x06
|
|
|
|
/* chip revisions */
|
|
#define BNX_CHIPREV(x) ((x) >> 24)
|
|
#define BNX_CHIPREV_5700_AX 0x70
|
|
#define BNX_CHIPREV_5700_BX 0x71
|
|
#define BNX_CHIPREV_5700_CX 0x72
|
|
#define BNX_CHIPREV_5701_AX 0x00
|
|
|
|
struct bnx_type {
|
|
u_int16_t bnx_vid;
|
|
u_int16_t bnx_did;
|
|
u_int16_t bnx_svid;
|
|
u_int16_t bnx_sdid;
|
|
char *bnx_name;
|
|
};
|
|
|
|
/****************************************************************************/
|
|
/* Byte order conversions. */
|
|
/****************************************************************************/
|
|
#define betoh32(x) be32toh(x)
|
|
#define bnx_htobe16(x) htobe16(x)
|
|
#define bnx_htobe32(x) htobe32(x)
|
|
#define bnx_htobe64(x) htobe64(x)
|
|
#define bnx_htole16(x) htole16(x)
|
|
#define bnx_htole32(x) htole32(x)
|
|
#define bnx_htole64(x) htole64(x)
|
|
|
|
#define bnx_be16toh(x) betoh16(x)
|
|
#define bnx_be32toh(x) betoh32(x)
|
|
#define bnx_be64toh(x) betoh64(x)
|
|
#define bnx_le16toh(x) letoh16(x)
|
|
#define bnx_le32toh(x) letoh32(x)
|
|
#define bnx_le64toh(x) letoh64(x)
|
|
|
|
|
|
/****************************************************************************/
|
|
/* NVRAM Access */
|
|
/****************************************************************************/
|
|
|
|
/* Buffered flash (Atmel: AT45DB011B) specific information */
|
|
#define SEEPROM_PAGE_BITS 2
|
|
#define SEEPROM_PHY_PAGE_SIZE (1 << SEEPROM_PAGE_BITS)
|
|
#define SEEPROM_BYTE_ADDR_MASK (SEEPROM_PHY_PAGE_SIZE-1)
|
|
#define SEEPROM_PAGE_SIZE 4
|
|
#define SEEPROM_TOTAL_SIZE 65536
|
|
|
|
#define BUFFERED_FLASH_PAGE_BITS 9
|
|
#define BUFFERED_FLASH_PHY_PAGE_SIZE (1 << BUFFERED_FLASH_PAGE_BITS)
|
|
#define BUFFERED_FLASH_BYTE_ADDR_MASK (BUFFERED_FLASH_PHY_PAGE_SIZE-1)
|
|
#define BUFFERED_FLASH_PAGE_SIZE 264
|
|
#define BUFFERED_FLASH_TOTAL_SIZE 0x21000
|
|
|
|
#define SAIFUN_FLASH_PAGE_BITS 8
|
|
#define SAIFUN_FLASH_PHY_PAGE_SIZE (1 << SAIFUN_FLASH_PAGE_BITS)
|
|
#define SAIFUN_FLASH_BYTE_ADDR_MASK (SAIFUN_FLASH_PHY_PAGE_SIZE-1)
|
|
#define SAIFUN_FLASH_PAGE_SIZE 256
|
|
#define SAIFUN_FLASH_BASE_TOTAL_SIZE 65536
|
|
|
|
#define ST_MICRO_FLASH_PAGE_BITS 8
|
|
#define ST_MICRO_FLASH_PHY_PAGE_SIZE (1 << ST_MICRO_FLASH_PAGE_BITS)
|
|
#define ST_MICRO_FLASH_BYTE_ADDR_MASK (ST_MICRO_FLASH_PHY_PAGE_SIZE-1)
|
|
#define ST_MICRO_FLASH_PAGE_SIZE 256
|
|
#define ST_MICRO_FLASH_BASE_TOTAL_SIZE 65536
|
|
|
|
#define BCM5709_FLASH_PAGE_BITS 8
|
|
#define BCM5709_FLASH_PHY_PAGE_SIZE (1 << BCM5709_FLASH_PAGE_BITS)
|
|
#define BCM5709_FLASH_BYTE_ADDR_MASK (BCM5709_FLASH_PHY_PAGE_SIZE-1)
|
|
#define BCM5709_FLASH_PAGE_SIZE 256
|
|
|
|
#define NVRAM_TIMEOUT_COUNT 30000
|
|
#define BNX_FLASHDESC_MAX 64
|
|
|
|
#define FLASH_STRAP_MASK (BNX_NVM_CFG1_FLASH_MODE | \
|
|
BNX_NVM_CFG1_BUFFER_MODE | \
|
|
BNX_NVM_CFG1_PROTECT_MODE | \
|
|
BNX_NVM_CFG1_FLASH_SIZE)
|
|
|
|
#define FLASH_BACKUP_STRAP_MASK (0xf << 26)
|
|
|
|
struct flash_spec {
|
|
u_int32_t strapping;
|
|
u_int32_t config1;
|
|
u_int32_t config2;
|
|
u_int32_t config3;
|
|
u_int32_t write1;
|
|
#define BNX_NV_BUFFERED 0x00000001
|
|
#define BNX_NV_TRANSLATE 0x00000002
|
|
#define BNX_NV_WREN 0x00000004
|
|
u_int32_t flags;
|
|
u_int32_t page_bits;
|
|
u_int32_t page_size;
|
|
u_int32_t addr_mask;
|
|
u_int32_t total_size;
|
|
const u_int8_t *name;
|
|
};
|
|
|
|
|
|
/****************************************************************************/
|
|
/* Shared Memory layout */
|
|
/* The BNX bootcode will initialize this data area with port configurtion */
|
|
/* information which can be accessed by the driver. */
|
|
/****************************************************************************/
|
|
|
|
/*
|
|
* This value (in milliseconds) determines the frequency of the driver
|
|
* issuing the PULSE message code. The firmware monitors this periodic
|
|
* pulse to determine when to switch to an OS-absent mode.
|
|
*/
|
|
#define DRV_PULSE_PERIOD_MS 250
|
|
|
|
/*
|
|
* This value (in milliseconds) determines how long the driver should
|
|
* wait for an acknowledgement from the firmware before timing out. Once
|
|
* the firmware has timed out, the driver will assume there is no firmware
|
|
* running and there won't be any firmware-driver synchronization during a
|
|
* driver reset.
|
|
*/
|
|
#define FW_ACK_TIME_OUT_MS 1000
|
|
|
|
|
|
#define BNX_DRV_RESET_SIGNATURE 0x00000000
|
|
#define BNX_DRV_RESET_SIGNATURE_MAGIC 0x4841564b /* HAVK */
|
|
|
|
#define BNX_DRV_MB 0x00000004
|
|
#define BNX_DRV_MSG_CODE 0xff000000
|
|
#define BNX_DRV_MSG_CODE_RESET 0x01000000
|
|
#define BNX_DRV_MSG_CODE_UNLOAD 0x02000000
|
|
#define BNX_DRV_MSG_CODE_SHUTDOWN 0x03000000
|
|
#define BNX_DRV_MSG_CODE_SUSPEND_WOL 0x04000000
|
|
#define BNX_DRV_MSG_CODE_FW_TIMEOUT 0x05000000
|
|
#define BNX_DRV_MSG_CODE_PULSE 0x06000000
|
|
#define BNX_DRV_MSG_CODE_DIAG 0x07000000
|
|
#define BNX_DRV_MSG_CODE_SUSPEND_NO_WOL 0x09000000
|
|
|
|
#define BNX_DRV_MSG_DATA 0x00ff0000
|
|
#define BNX_DRV_MSG_DATA_WAIT0 0x00010000
|
|
#define BNX_DRV_MSG_DATA_WAIT1 0x00020000
|
|
#define BNX_DRV_MSG_DATA_WAIT2 0x00030000
|
|
#define BNX_DRV_MSG_DATA_WAIT3 0x00040000
|
|
|
|
#define BNX_DRV_MSG_SEQ 0x0000ffff
|
|
|
|
#define BNX_FW_MB 0x00000008
|
|
#define BNX_FW_MSG_ACK 0x0000ffff
|
|
#define BNX_FW_MSG_STATUS_MASK 0x00ff0000
|
|
#define BNX_FW_MSG_STATUS_OK 0x00000000
|
|
#define BNX_FW_MSG_STATUS_FAILURE 0x00ff0000
|
|
|
|
#define BNX_LINK_STATUS 0x0000000c
|
|
#define BNX_LINK_STATUS_INIT_VALUE 0xffffffff
|
|
#define BNX_LINK_STATUS_LINK_UP 0x1
|
|
#define BNX_LINK_STATUS_LINK_DOWN 0x0
|
|
#define BNX_LINK_STATUS_SPEED_MASK 0x1e
|
|
#define BNX_LINK_STATUS_AN_INCOMPLETE (0<<1)
|
|
#define BNX_LINK_STATUS_10HALF (1<<1)
|
|
#define BNX_LINK_STATUS_10FULL (2<<1)
|
|
#define BNX_LINK_STATUS_100HALF (3<<1)
|
|
#define BNX_LINK_STATUS_100BASE_T4 (4<<1)
|
|
#define BNX_LINK_STATUS_100FULL (5<<1)
|
|
#define BNX_LINK_STATUS_1000HALF (6<<1)
|
|
#define BNX_LINK_STATUS_1000FULL (7<<1)
|
|
#define BNX_LINK_STATUS_2500HALF (8<<1)
|
|
#define BNX_LINK_STATUS_2500FULL (9<<1)
|
|
#define BNX_LINK_STATUS_AN_ENABLED (1<<5)
|
|
#define BNX_LINK_STATUS_AN_COMPLETE (1<<6)
|
|
#define BNX_LINK_STATUS_PARALLEL_DET (1<<7)
|
|
#define BNX_LINK_STATUS_RESERVED (1<<8)
|
|
#define BNX_LINK_STATUS_PARTNER_AD_1000FULL (1<<9)
|
|
#define BNX_LINK_STATUS_PARTNER_AD_1000HALF (1<<10)
|
|
#define BNX_LINK_STATUS_PARTNER_AD_100BT4 (1<<11)
|
|
#define BNX_LINK_STATUS_PARTNER_AD_100FULL (1<<12)
|
|
#define BNX_LINK_STATUS_PARTNER_AD_100HALF (1<<13)
|
|
#define BNX_LINK_STATUS_PARTNER_AD_10FULL (1<<14)
|
|
#define BNX_LINK_STATUS_PARTNER_AD_10HALF (1<<15)
|
|
#define BNX_LINK_STATUS_TX_FC_ENABLED (1<<16)
|
|
#define BNX_LINK_STATUS_RX_FC_ENABLED (1<<17)
|
|
#define BNX_LINK_STATUS_PARTNER_SYM_PAUSE_CAP (1<<18)
|
|
#define BNX_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP (1<<19)
|
|
#define BNX_LINK_STATUS_SERDES_LINK (1<<20)
|
|
#define BNX_LINK_STATUS_PARTNER_AD_2500FULL (1<<21)
|
|
#define BNX_LINK_STATUS_PARTNER_AD_2500HALF (1<<22)
|
|
|
|
#define BNX_DRV_PULSE_MB 0x00000010
|
|
#define BNX_DRV_PULSE_SEQ_MASK 0x00007fff
|
|
|
|
#define BNX_MB_ARGS_0 0x00000014
|
|
#define BNX_MB_ARGS_1 0x00000018
|
|
|
|
/* Indicate to the firmware not to go into the
|
|
* OS absent when it is not getting driver pulse.
|
|
* This is used for debugging. */
|
|
#define BNX_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE 0x00080000
|
|
|
|
#define BNX_DEV_INFO_SIGNATURE 0x00000020
|
|
#define BNX_DEV_INFO_SIGNATURE_MAGIC 0x44564900
|
|
#define BNX_DEV_INFO_SIGNATURE_MAGIC_MASK 0xffffff00
|
|
#define BNX_DEV_INFO_FEATURE_CFG_VALID 0x01
|
|
#define BNX_DEV_INFO_SECONDARY_PORT 0x80
|
|
#define BNX_DEV_INFO_DRV_ALWAYS_ALIVE 0x40
|
|
|
|
#define BNX_SHARED_HW_CFG_PART_NUM 0x00000024
|
|
|
|
#define BNX_SHARED_HW_CFG_POWER_DISSIPATED 0x00000034
|
|
#define BNX_SHARED_HW_CFG_POWER_STATE_D3_MASK 0xff000000
|
|
#define BNX_SHARED_HW_CFG_POWER_STATE_D2_MASK 0xff0000
|
|
#define BNX_SHARED_HW_CFG_POWER_STATE_D1_MASK 0xff00
|
|
#define BNX_SHARED_HW_CFG_POWER_STATE_D0_MASK 0xff
|
|
|
|
#define BNX_SHARED_HW_CFG_POWER_CONSUMED 0x00000038
|
|
#define BNX_SHARED_HW_CFG_CONFIG 0x0000003c
|
|
#define BNX_SHARED_HW_CFG_DESIGN_NIC 0
|
|
#define BNX_SHARED_HW_CFG_DESIGN_LOM 0x1
|
|
#define BNX_SHARED_HW_CFG_PHY_COPPER 0
|
|
#define BNX_SHARED_HW_CFG_PHY_FIBER 0x2
|
|
#define BNX_SHARED_HW_CFG_PHY_2_5G 0x20
|
|
#define BNX_SHARED_HW_CFG_PHY_BACKPLANE 0x40
|
|
#define BNX_SHARED_HW_CFG_LED_MODE_SHIFT_BITS 8
|
|
#define BNX_SHARED_HW_CFG_LED_MODE_MASK 0x300
|
|
#define BNX_SHARED_HW_CFG_LED_MODE_MAC 0
|
|
#define BNX_SHARED_HW_CFG_LED_MODE_GPHY1 0x100
|
|
#define BNX_SHARED_HW_CFG_LED_MODE_GPHY2 0x200
|
|
|
|
#define BNX_SHARED_HW_CFG_CONFIG2 0x00000040
|
|
#define BNX_SHARED_HW_CFG2_NVM_SIZE_MASK 0x00fff000
|
|
|
|
#define BNX_DEV_INFO_BC_REV 0x0000004c
|
|
|
|
#define BNX_PORT_HW_CFG_MAC_UPPER 0x00000050
|
|
#define BNX_PORT_HW_CFG_UPPERMAC_MASK 0xffff
|
|
|
|
#define BNX_PORT_HW_CFG_MAC_LOWER 0x00000054
|
|
#define BNX_PORT_HW_CFG_CONFIG 0x00000058
|
|
#define BNX_PORT_HW_CFG_CFG_TXCTL3_MASK 0x0000ffff
|
|
#define BNX_PORT_HW_CFG_CFG_DFLT_LINK_MASK 0x001f0000
|
|
#define BNX_PORT_HW_CFG_CFG_DFLT_LINK_AN 0x00000000
|
|
#define BNX_PORT_HW_CFG_CFG_DFLT_LINK_1G 0x00030000
|
|
#define BNX_PORT_HW_CFG_CFG_DFLT_LINK_2_5G 0x00040000
|
|
|
|
#define BNX_PORT_HW_CFG_IMD_MAC_A_UPPER 0x00000068
|
|
#define BNX_PORT_HW_CFG_IMD_MAC_A_LOWER 0x0000006c
|
|
#define BNX_PORT_HW_CFG_IMD_MAC_B_UPPER 0x00000070
|
|
#define BNX_PORT_HW_CFG_IMD_MAC_B_LOWER 0x00000074
|
|
#define BNX_PORT_HW_CFG_ISCSI_MAC_UPPER 0x00000078
|
|
#define BNX_PORT_HW_CFG_ISCSI_MAC_LOWER 0x0000007c
|
|
|
|
#define BNX_DEV_INFO_PER_PORT_HW_CONFIG2 0x000000b4
|
|
|
|
#define BNX_DEV_INFO_FORMAT_REV 0x000000c4
|
|
#define BNX_DEV_INFO_FORMAT_REV_MASK 0xff000000
|
|
#define BNX_DEV_INFO_FORMAT_REV_ID ('A' << 24)
|
|
|
|
#define BNX_SHARED_FEATURE 0x000000c8
|
|
#define BNX_SHARED_FEATURE_MASK 0xffffffff
|
|
|
|
#define BNX_PORT_FEATURE 0x000000d8
|
|
#define BNX_PORT2_FEATURE 0x00000014c
|
|
#define BNX_PORT_FEATURE_WOL_ENABLED 0x01000000
|
|
#define BNX_PORT_FEATURE_MBA_ENABLED 0x02000000
|
|
#define BNX_PORT_FEATURE_ASF_ENABLED 0x04000000
|
|
#define BNX_PORT_FEATURE_IMD_ENABLED 0x08000000
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_MASK 0xf
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_DISABLED 0x0
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_64K 0x1
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_128K 0x2
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_256K 0x3
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_512K 0x4
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_1M 0x5
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_2M 0x6
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_4M 0x7
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_8M 0x8
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_16M 0x9
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_32M 0xa
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_64M 0xb
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_128M 0xc
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_256M 0xd
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_512M 0xe
|
|
#define BNX_PORT_FEATURE_BAR1_SIZE_1G 0xf
|
|
|
|
#define BNX_PORT_FEATURE_WOL 0xdc
|
|
#define BNX_PORT2_FEATURE_WOL 0x150
|
|
#define BNX_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS 4
|
|
#define BNX_PORT_FEATURE_WOL_DEFAULT_MASK 0x30
|
|
#define BNX_PORT_FEATURE_WOL_DEFAULT_DISABLE 0
|
|
#define BNX_PORT_FEATURE_WOL_DEFAULT_MAGIC 0x10
|
|
#define BNX_PORT_FEATURE_WOL_DEFAULT_ACPI 0x20
|
|
#define BNX_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI 0x30
|
|
#define BNX_PORT_FEATURE_WOL_LINK_SPEED_MASK 0xf
|
|
#define BNX_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG 0
|
|
#define BNX_PORT_FEATURE_WOL_LINK_SPEED_10HALF 1
|
|
#define BNX_PORT_FEATURE_WOL_LINK_SPEED_10FULL 2
|
|
#define BNX_PORT_FEATURE_WOL_LINK_SPEED_100HALF 3
|
|
#define BNX_PORT_FEATURE_WOL_LINK_SPEED_100FULL 4
|
|
#define BNX_PORT_FEATURE_WOL_LINK_SPEED_1000HALF 5
|
|
#define BNX_PORT_FEATURE_WOL_LINK_SPEED_1000FULL 6
|
|
#define BNX_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000 0x40
|
|
#define BNX_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP 0x400
|
|
#define BNX_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP 0x800
|
|
|
|
#define BNX_PORT_FEATURE_MBA 0xe0
|
|
#define BNX_PORT2_FEATURE_MBA 0x154
|
|
#define BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS 0
|
|
#define BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK 0x3
|
|
#define BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE 0
|
|
#define BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL 1
|
|
#define BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP 2
|
|
#define BNX_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS 2
|
|
#define BNX_PORT_FEATURE_MBA_LINK_SPEED_MASK 0x3c
|
|
#define BNX_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG 0
|
|
#define BNX_PORT_FEATURE_MBA_LINK_SPEED_10HALF 0x4
|
|
#define BNX_PORT_FEATURE_MBA_LINK_SPEED_10FULL 0x8
|
|
#define BNX_PORT_FEATURE_MBA_LINK_SPEED_100HALF 0xc
|
|
#define BNX_PORT_FEATURE_MBA_LINK_SPEED_100FULL 0x10
|
|
#define BNX_PORT_FEATURE_MBA_LINK_SPEED_1000HALF 0x14
|
|
#define BNX_PORT_FEATURE_MBA_LINK_SPEED_1000FULL 0x18
|
|
#define BNX_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE 0x40
|
|
#define BNX_PORT_FEATURE_MBA_HOTKEY_CTRL_S 0
|
|
#define BNX_PORT_FEATURE_MBA_HOTKEY_CTRL_B 0x80
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS 8
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK 0xff00
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED 0
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K 0x100
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K 0x200
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K 0x300
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K 0x400
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K 0x500
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K 0x600
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K 0x700
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K 0x800
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K 0x900
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K 0xa00
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M 0xb00
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M 0xc00
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M 0xd00
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M 0xe00
|
|
#define BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M 0xf00
|
|
#define BNX_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS 16
|
|
#define BNX_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK 0xf0000
|
|
#define BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS 20
|
|
#define BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK 0x300000
|
|
#define BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO 0
|
|
#define BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS 0x100000
|
|
#define BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H 0x200000
|
|
#define BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H 0x300000
|
|
|
|
#define BNX_PORT_FEATURE_IMD 0xe4
|
|
#define BNX_PORT2_FEATURE_IMD 0x158
|
|
#define BNX_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT 0
|
|
#define BNX_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE 1
|
|
|
|
#define BNX_PORT_FEATURE_VLAN 0xe8
|
|
#define BNX_PORT2_FEATURE_VLAN 0x15c
|
|
#define BNX_PORT_FEATURE_MBA_VLAN_TAG_MASK 0xffff
|
|
#define BNX_PORT_FEATURE_MBA_VLAN_ENABLE 0x10000
|
|
|
|
#define BNX_BC_STATE_RESET_TYPE 0x000001c0
|
|
#define BNX_BC_STATE_RESET_TYPE_SIG 0x00005254
|
|
#define BNX_BC_STATE_RESET_TYPE_SIG_MASK 0x0000ffff
|
|
#define BNX_BC_STATE_RESET_TYPE_NONE (BNX_BC_STATE_RESET_TYPE_SIG | \
|
|
0x00010000)
|
|
#define BNX_BC_STATE_RESET_TYPE_PCI (BNX_BC_STATE_RESET_TYPE_SIG | \
|
|
0x00020000)
|
|
#define BNX_BC_STATE_RESET_TYPE_VAUX (BNX_BC_STATE_RESET_TYPE_SIG | \
|
|
0x00030000)
|
|
#define BNX_BC_STATE_RESET_TYPE_DRV_MASK DRV_MSG_CODE
|
|
#define BNX_BC_STATE_RESET_TYPE_DRV_RESET (BNX_BC_STATE_RESET_TYPE_SIG | \
|
|
DRV_MSG_CODE_RESET)
|
|
#define BNX_BC_STATE_RESET_TYPE_DRV_UNLOAD (BNX_BC_STATE_RESET_TYPE_SIG | \
|
|
DRV_MSG_CODE_UNLOAD)
|
|
#define BNX_BC_STATE_RESET_TYPE_DRV_SHUTDOWN (BNX_BC_STATE_RESET_TYPE_SIG | \
|
|
DRV_MSG_CODE_SHUTDOWN)
|
|
#define BNX_BC_STATE_RESET_TYPE_DRV_WOL (BNX_BC_STATE_RESET_TYPE_SIG | \
|
|
DRV_MSG_CODE_WOL)
|
|
#define BNX_BC_STATE_RESET_TYPE_DRV_DIAG (BNX_BC_STATE_RESET_TYPE_SIG | \
|
|
DRV_MSG_CODE_DIAG)
|
|
#define BNX_BC_STATE_RESET_TYPE_VALUE(msg) (BNX_BC_STATE_RESET_TYPE_SIG | \
|
|
(msg))
|
|
|
|
#define BNX_BC_STATE 0x000001c4
|
|
#define BNX_BC_STATE_ERR_MASK 0x0000ff00
|
|
#define BNX_BC_STATE_SIGN 0x42530000
|
|
#define BNX_BC_STATE_SIGN_MASK 0xffff0000
|
|
#define BNX_BC_STATE_BC1_START (BNX_BC_STATE_SIGN | 0x1)
|
|
#define BNX_BC_STATE_GET_NVM_CFG1 (BNX_BC_STATE_SIGN | 0x2)
|
|
#define BNX_BC_STATE_PROG_BAR (BNX_BC_STATE_SIGN | 0x3)
|
|
#define BNX_BC_STATE_INIT_VID (BNX_BC_STATE_SIGN | 0x4)
|
|
#define BNX_BC_STATE_GET_NVM_CFG2 (BNX_BC_STATE_SIGN | 0x5)
|
|
#define BNX_BC_STATE_APPLY_WKARND (BNX_BC_STATE_SIGN | 0x6)
|
|
#define BNX_BC_STATE_LOAD_BC2 (BNX_BC_STATE_SIGN | 0x7)
|
|
#define BNX_BC_STATE_GOING_BC2 (BNX_BC_STATE_SIGN | 0x8)
|
|
#define BNX_BC_STATE_GOING_DIAG (BNX_BC_STATE_SIGN | 0x9)
|
|
#define BNX_BC_STATE_RT_FINAL_INIT (BNX_BC_STATE_SIGN | 0x81)
|
|
#define BNX_BC_STATE_RT_WKARND (BNX_BC_STATE_SIGN | 0x82)
|
|
#define BNX_BC_STATE_RT_DRV_PULSE (BNX_BC_STATE_SIGN | 0x83)
|
|
#define BNX_BC_STATE_RT_FIOEVTS (BNX_BC_STATE_SIGN | 0x84)
|
|
#define BNX_BC_STATE_RT_DRV_CMD (BNX_BC_STATE_SIGN | 0x85)
|
|
#define BNX_BC_STATE_RT_LOW_POWER (BNX_BC_STATE_SIGN | 0x86)
|
|
#define BNX_BC_STATE_RT_SET_WOL (BNX_BC_STATE_SIGN | 0x87)
|
|
#define BNX_BC_STATE_RT_OTHER_FW (BNX_BC_STATE_SIGN | 0x88)
|
|
#define BNX_BC_STATE_RT_GOING_D3 (BNX_BC_STATE_SIGN | 0x89)
|
|
#define BNX_BC_STATE_ERR_BAD_VERSION (BNX_BC_STATE_SIGN | 0x0100)
|
|
#define BNX_BC_STATE_ERR_BAD_BC2_CRC (BNX_BC_STATE_SIGN | 0x0200)
|
|
#define BNX_BC_STATE_ERR_BC1_LOOP (BNX_BC_STATE_SIGN | 0x0300)
|
|
#define BNX_BC_STATE_ERR_UNKNOWN_CMD (BNX_BC_STATE_SIGN | 0x0400)
|
|
#define BNX_BC_STATE_ERR_DRV_DEAD (BNX_BC_STATE_SIGN | 0x0500)
|
|
#define BNX_BC_STATE_ERR_NO_RXP (BNX_BC_STATE_SIGN | 0x0600)
|
|
#define BNX_BC_STATE_ERR_TOO_MANY_RBUF (BNX_BC_STATE_SIGN | 0x0700)
|
|
|
|
#define BNX_BC_STATE_DEBUG_CMD 0x1dc
|
|
#define BNX_BC_STATE_BC_DBG_CMD_SIGNATURE 0x42440000
|
|
#define BNX_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK 0xffff0000
|
|
#define BNX_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK 0xffff
|
|
#define BNX_BC_STATE_BC_DBG_CMD_LOOP_INFINITE 0xffff
|
|
|
|
#define HOST_VIEW_SHMEM_BASE 0x167c00
|
|
|
|
/****************************************************************************/
|
|
/* Convenience definitions. */
|
|
/****************************************************************************/
|
|
#define BNX_PRINTF(sc, fmt, ...) aprint_error_dev(sc->bnx_dev, fmt, __VA_ARGS__)
|
|
#define BNX_STATS(x) (u_long) stats->stat_ ## x ## _lo
|
|
|
|
/*
|
|
* The following data structures are generated from RTL code.
|
|
* Do not modify any values below this line.
|
|
*/
|
|
|
|
/****************************************************************************/
|
|
/* Do not modify any of the following data structures, they are generated */
|
|
/* from RTL code. */
|
|
/* */
|
|
/* Begin machine generated definitions. */
|
|
/****************************************************************************/
|
|
|
|
/*
|
|
* tx_bd definition
|
|
*/
|
|
struct tx_bd {
|
|
u_int32_t tx_bd_haddr_hi;
|
|
u_int32_t tx_bd_haddr_lo;
|
|
u_int32_t tx_bd_mss_nbytes;
|
|
#if BYTE_ORDER == BIG_ENDIAN
|
|
u_int16_t tx_bd_vlan_tag;
|
|
u_int16_t tx_bd_flags;
|
|
#else
|
|
u_int16_t tx_bd_flags;
|
|
u_int16_t tx_bd_vlan_tag;
|
|
#endif
|
|
#define TX_BD_FLAGS_CONN_FAULT (1<<0)
|
|
#define TX_BD_FLAGS_TCP_UDP_CKSUM (1<<1)
|
|
#define TX_BD_FLAGS_IP_CKSUM (1<<2)
|
|
#define TX_BD_FLAGS_VLAN_TAG (1<<3)
|
|
#define TX_BD_FLAGS_COAL_NOW (1<<4)
|
|
#define TX_BD_FLAGS_DONT_GEN_CRC (1<<5)
|
|
#define TX_BD_FLAGS_END (1<<6)
|
|
#define TX_BD_FLAGS_START (1<<7)
|
|
#define TX_BD_FLAGS_SW_OPTION_WORD (0x1f<<8)
|
|
#define TX_BD_FLAGS_SW_FLAGS (1<<13)
|
|
#define TX_BD_FLAGS_SW_SNAP (1<<14)
|
|
#define TX_BD_FLAGS_SW_LSO (1<<15)
|
|
|
|
};
|
|
|
|
|
|
/*
|
|
* rx_bd definition
|
|
*/
|
|
struct rx_bd {
|
|
u_int32_t rx_bd_haddr_hi;
|
|
u_int32_t rx_bd_haddr_lo;
|
|
u_int32_t rx_bd_len;
|
|
u_int32_t rx_bd_flags;
|
|
#define RX_BD_FLAGS_NOPUSH (1<<0)
|
|
#define RX_BD_FLAGS_DUMMY (1<<1)
|
|
#define RX_BD_FLAGS_END (1<<2)
|
|
#define RX_BD_FLAGS_START (1<<3)
|
|
|
|
};
|
|
|
|
|
|
/*
|
|
* status_block definition
|
|
*/
|
|
struct status_block {
|
|
u_int32_t status_attn_bits;
|
|
#define STATUS_ATTN_BITS_LINK_STATE (1L<<0)
|
|
#define STATUS_ATTN_BITS_TX_SCHEDULER_ABORT (1L<<1)
|
|
#define STATUS_ATTN_BITS_TX_BD_READ_ABORT (1L<<2)
|
|
#define STATUS_ATTN_BITS_TX_BD_CACHE_ABORT (1L<<3)
|
|
#define STATUS_ATTN_BITS_TX_PROCESSOR_ABORT (1L<<4)
|
|
#define STATUS_ATTN_BITS_TX_DMA_ABORT (1L<<5)
|
|
#define STATUS_ATTN_BITS_TX_PATCHUP_ABORT (1L<<6)
|
|
#define STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT (1L<<7)
|
|
#define STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT (1L<<8)
|
|
#define STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT (1L<<9)
|
|
#define STATUS_ATTN_BITS_RX_MBUF_ABORT (1L<<10)
|
|
#define STATUS_ATTN_BITS_RX_LOOKUP_ABORT (1L<<11)
|
|
#define STATUS_ATTN_BITS_RX_PROCESSOR_ABORT (1L<<12)
|
|
#define STATUS_ATTN_BITS_RX_V2P_ABORT (1L<<13)
|
|
#define STATUS_ATTN_BITS_RX_BD_CACHE_ABORT (1L<<14)
|
|
#define STATUS_ATTN_BITS_RX_DMA_ABORT (1L<<15)
|
|
#define STATUS_ATTN_BITS_COMPLETION_ABORT (1L<<16)
|
|
#define STATUS_ATTN_BITS_HOST_COALESCE_ABORT (1L<<17)
|
|
#define STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT (1L<<18)
|
|
#define STATUS_ATTN_BITS_CONTEXT_ABORT (1L<<19)
|
|
#define STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT (1L<<20)
|
|
#define STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT (1L<<21)
|
|
#define STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT (1L<<22)
|
|
#define STATUS_ATTN_BITS_MAC_ABORT (1L<<23)
|
|
#define STATUS_ATTN_BITS_TIMER_ABORT (1L<<24)
|
|
#define STATUS_ATTN_BITS_DMAE_ABORT (1L<<25)
|
|
#define STATUS_ATTN_BITS_FLSH_ABORT (1L<<26)
|
|
#define STATUS_ATTN_BITS_GRC_ABORT (1L<<27)
|
|
#define STATUS_ATTN_BITS_PARITY_ERROR (1L<<31)
|
|
|
|
u_int32_t status_attn_bits_ack;
|
|
#if BYTE_ORDER == BIG_ENDIAN
|
|
u_int16_t status_tx_quick_consumer_index0;
|
|
u_int16_t status_tx_quick_consumer_index1;
|
|
u_int16_t status_tx_quick_consumer_index2;
|
|
u_int16_t status_tx_quick_consumer_index3;
|
|
u_int16_t status_rx_quick_consumer_index0;
|
|
u_int16_t status_rx_quick_consumer_index1;
|
|
u_int16_t status_rx_quick_consumer_index2;
|
|
u_int16_t status_rx_quick_consumer_index3;
|
|
u_int16_t status_rx_quick_consumer_index4;
|
|
u_int16_t status_rx_quick_consumer_index5;
|
|
u_int16_t status_rx_quick_consumer_index6;
|
|
u_int16_t status_rx_quick_consumer_index7;
|
|
u_int16_t status_rx_quick_consumer_index8;
|
|
u_int16_t status_rx_quick_consumer_index9;
|
|
u_int16_t status_rx_quick_consumer_index10;
|
|
u_int16_t status_rx_quick_consumer_index11;
|
|
u_int16_t status_rx_quick_consumer_index12;
|
|
u_int16_t status_rx_quick_consumer_index13;
|
|
u_int16_t status_rx_quick_consumer_index14;
|
|
u_int16_t status_rx_quick_consumer_index15;
|
|
u_int16_t status_completion_producer_index;
|
|
u_int16_t status_cmd_consumer_index;
|
|
u_int16_t status_idx;
|
|
u_int16_t status_unused;
|
|
#elif BYTE_ORDER == LITTLE_ENDIAN
|
|
u_int16_t status_tx_quick_consumer_index1;
|
|
u_int16_t status_tx_quick_consumer_index0;
|
|
u_int16_t status_tx_quick_consumer_index3;
|
|
u_int16_t status_tx_quick_consumer_index2;
|
|
u_int16_t status_rx_quick_consumer_index1;
|
|
u_int16_t status_rx_quick_consumer_index0;
|
|
u_int16_t status_rx_quick_consumer_index3;
|
|
u_int16_t status_rx_quick_consumer_index2;
|
|
u_int16_t status_rx_quick_consumer_index5;
|
|
u_int16_t status_rx_quick_consumer_index4;
|
|
u_int16_t status_rx_quick_consumer_index7;
|
|
u_int16_t status_rx_quick_consumer_index6;
|
|
u_int16_t status_rx_quick_consumer_index9;
|
|
u_int16_t status_rx_quick_consumer_index8;
|
|
u_int16_t status_rx_quick_consumer_index11;
|
|
u_int16_t status_rx_quick_consumer_index10;
|
|
u_int16_t status_rx_quick_consumer_index13;
|
|
u_int16_t status_rx_quick_consumer_index12;
|
|
u_int16_t status_rx_quick_consumer_index15;
|
|
u_int16_t status_rx_quick_consumer_index14;
|
|
u_int16_t status_cmd_consumer_index;
|
|
u_int16_t status_completion_producer_index;
|
|
u_int16_t status_unused;
|
|
u_int16_t status_idx;
|
|
#endif
|
|
};
|
|
|
|
|
|
/*
|
|
* statistics_block definition
|
|
*/
|
|
struct statistics_block {
|
|
u_int32_t stat_IfHCInOctets_hi;
|
|
u_int32_t stat_IfHCInOctets_lo;
|
|
u_int32_t stat_IfHCInBadOctets_hi;
|
|
u_int32_t stat_IfHCInBadOctets_lo;
|
|
u_int32_t stat_IfHCOutOctets_hi;
|
|
u_int32_t stat_IfHCOutOctets_lo;
|
|
u_int32_t stat_IfHCOutBadOctets_hi;
|
|
u_int32_t stat_IfHCOutBadOctets_lo;
|
|
u_int32_t stat_IfHCInUcastPkts_hi;
|
|
u_int32_t stat_IfHCInUcastPkts_lo;
|
|
u_int32_t stat_IfHCInMulticastPkts_hi;
|
|
u_int32_t stat_IfHCInMulticastPkts_lo;
|
|
u_int32_t stat_IfHCInBroadcastPkts_hi;
|
|
u_int32_t stat_IfHCInBroadcastPkts_lo;
|
|
u_int32_t stat_IfHCOutUcastPkts_hi;
|
|
u_int32_t stat_IfHCOutUcastPkts_lo;
|
|
u_int32_t stat_IfHCOutMulticastPkts_hi;
|
|
u_int32_t stat_IfHCOutMulticastPkts_lo;
|
|
u_int32_t stat_IfHCOutBroadcastPkts_hi;
|
|
u_int32_t stat_IfHCOutBroadcastPkts_lo;
|
|
u_int32_t stat_emac_tx_stat_dot3statsinternalmactransmiterrors;
|
|
u_int32_t stat_Dot3StatsCarrierSenseErrors;
|
|
u_int32_t stat_Dot3StatsFCSErrors;
|
|
u_int32_t stat_Dot3StatsAlignmentErrors;
|
|
u_int32_t stat_Dot3StatsSingleCollisionFrames;
|
|
u_int32_t stat_Dot3StatsMultipleCollisionFrames;
|
|
u_int32_t stat_Dot3StatsDeferredTransmissions;
|
|
u_int32_t stat_Dot3StatsExcessiveCollisions;
|
|
u_int32_t stat_Dot3StatsLateCollisions;
|
|
u_int32_t stat_EtherStatsCollisions;
|
|
u_int32_t stat_EtherStatsFragments;
|
|
u_int32_t stat_EtherStatsJabbers;
|
|
u_int32_t stat_EtherStatsUndersizePkts;
|
|
u_int32_t stat_EtherStatsOverrsizePkts;
|
|
u_int32_t stat_EtherStatsPktsRx64Octets;
|
|
u_int32_t stat_EtherStatsPktsRx65Octetsto127Octets;
|
|
u_int32_t stat_EtherStatsPktsRx128Octetsto255Octets;
|
|
u_int32_t stat_EtherStatsPktsRx256Octetsto511Octets;
|
|
u_int32_t stat_EtherStatsPktsRx512Octetsto1023Octets;
|
|
u_int32_t stat_EtherStatsPktsRx1024Octetsto1522Octets;
|
|
u_int32_t stat_EtherStatsPktsRx1523Octetsto9022Octets;
|
|
u_int32_t stat_EtherStatsPktsTx64Octets;
|
|
u_int32_t stat_EtherStatsPktsTx65Octetsto127Octets;
|
|
u_int32_t stat_EtherStatsPktsTx128Octetsto255Octets;
|
|
u_int32_t stat_EtherStatsPktsTx256Octetsto511Octets;
|
|
u_int32_t stat_EtherStatsPktsTx512Octetsto1023Octets;
|
|
u_int32_t stat_EtherStatsPktsTx1024Octetsto1522Octets;
|
|
u_int32_t stat_EtherStatsPktsTx1523Octetsto9022Octets;
|
|
u_int32_t stat_XonPauseFramesReceived;
|
|
u_int32_t stat_XoffPauseFramesReceived;
|
|
u_int32_t stat_OutXonSent;
|
|
u_int32_t stat_OutXoffSent;
|
|
u_int32_t stat_FlowControlDone;
|
|
u_int32_t stat_MacControlFramesReceived;
|
|
u_int32_t stat_XoffStateEntered;
|
|
u_int32_t stat_IfInFramesL2FilterDiscards;
|
|
u_int32_t stat_IfInRuleCheckerDiscards;
|
|
u_int32_t stat_IfInFTQDiscards;
|
|
u_int32_t stat_IfInMBUFDiscards;
|
|
u_int32_t stat_IfInRuleCheckerP4Hit;
|
|
u_int32_t stat_CatchupInRuleCheckerDiscards;
|
|
u_int32_t stat_CatchupInFTQDiscards;
|
|
u_int32_t stat_CatchupInMBUFDiscards;
|
|
u_int32_t stat_CatchupInRuleCheckerP4Hit;
|
|
u_int32_t stat_GenStat00;
|
|
u_int32_t stat_GenStat01;
|
|
u_int32_t stat_GenStat02;
|
|
u_int32_t stat_GenStat03;
|
|
u_int32_t stat_GenStat04;
|
|
u_int32_t stat_GenStat05;
|
|
u_int32_t stat_GenStat06;
|
|
u_int32_t stat_GenStat07;
|
|
u_int32_t stat_GenStat08;
|
|
u_int32_t stat_GenStat09;
|
|
u_int32_t stat_GenStat10;
|
|
u_int32_t stat_GenStat11;
|
|
u_int32_t stat_GenStat12;
|
|
u_int32_t stat_GenStat13;
|
|
u_int32_t stat_GenStat14;
|
|
u_int32_t stat_GenStat15;
|
|
};
|
|
|
|
|
|
/*
|
|
* l2_fhdr definition
|
|
*/
|
|
struct l2_fhdr {
|
|
u_int32_t l2_fhdr_status;
|
|
#define L2_FHDR_STATUS_RULE_CLASS (0x7<<0)
|
|
#define L2_FHDR_STATUS_RULE_P2 (1<<3)
|
|
#define L2_FHDR_STATUS_RULE_P3 (1<<4)
|
|
#define L2_FHDR_STATUS_RULE_P4 (1<<5)
|
|
#define L2_FHDR_STATUS_L2_VLAN_TAG (1<<6)
|
|
#define L2_FHDR_STATUS_L2_LLC_SNAP (1<<7)
|
|
#define L2_FHDR_STATUS_RSS_HASH (1<<8)
|
|
#define L2_FHDR_STATUS_IP_DATAGRAM (1<<13)
|
|
#define L2_FHDR_STATUS_TCP_SEGMENT (1<<14)
|
|
#define L2_FHDR_STATUS_UDP_DATAGRAM (1<<15)
|
|
|
|
#define L2_FHDR_ERRORS_BAD_CRC (1<<17)
|
|
#define L2_FHDR_ERRORS_PHY_DECODE (1<<18)
|
|
#define L2_FHDR_ERRORS_ALIGNMENT (1<<19)
|
|
#define L2_FHDR_ERRORS_TOO_SHORT (1<<20)
|
|
#define L2_FHDR_ERRORS_GIANT_FRAME (1<<21)
|
|
#define L2_FHDR_ERRORS_TCP_XSUM (1<<28)
|
|
#define L2_FHDR_ERRORS_UDP_XSUM (1<<31)
|
|
|
|
u_int32_t l2_fhdr_hash;
|
|
#if BYTE_ORDER == BIG_ENDIAN
|
|
u_int16_t l2_fhdr_pkt_len;
|
|
u_int16_t l2_fhdr_vlan_tag;
|
|
u_int16_t l2_fhdr_ip_xsum;
|
|
u_int16_t l2_fhdr_tcp_udp_xsum;
|
|
#elif BYTE_ORDER == LITTLE_ENDIAN
|
|
u_int16_t l2_fhdr_vlan_tag;
|
|
u_int16_t l2_fhdr_pkt_len;
|
|
u_int16_t l2_fhdr_tcp_udp_xsum;
|
|
u_int16_t l2_fhdr_ip_xsum;
|
|
#endif
|
|
};
|
|
|
|
|
|
/*
|
|
* l2_context definition
|
|
*/
|
|
#define BNX_L2CTX_TYPE 0x00000000
|
|
#define BNX_L2CTX_TYPE_SIZE_L2 ((0xc0/0x20)<<16)
|
|
#define BNX_L2CTX_TYPE_TYPE (0xf<<28)
|
|
#define BNX_L2CTX_TYPE_TYPE_EMPTY (0<<28)
|
|
#define BNX_L2CTX_TYPE_TYPE_L2 (1<<28)
|
|
|
|
#define BNX_L2CTX_TYPE_XI 0x00000080
|
|
#define BNX_L2CTX_TX_HOST_BIDX 0x00000088
|
|
#define BNX_L2CTX_EST_NBD 0x00000088
|
|
#define BNX_L2CTX_CMD_TYPE 0x00000088
|
|
#define BNX_L2CTX_CMD_TYPE_TYPE (0xf<<24)
|
|
#define BNX_L2CTX_CMD_TYPE_TYPE_L2 (0<<24)
|
|
#define BNX_L2CTX_CMD_TYPE_TYPE_TCP (1<<24)
|
|
|
|
#define BNX_L2CTX_TX_HOST_BSEQ 0x00000090
|
|
#define BNX_L2CTX_TSCH_BSEQ 0x00000094
|
|
#define BNX_L2CTX_TBDR_BSEQ 0x00000098
|
|
#define BNX_L2CTX_TBDR_BOFF 0x0000009c
|
|
#define BNX_L2CTX_TBDR_BIDX 0x0000009c
|
|
#define BNX_L2CTX_TBDR_BHADDR_HI 0x000000a0
|
|
#define BNX_L2CTX_TBDR_BHADDR_LO 0x000000a4
|
|
#define BNX_L2CTX_TXP_BOFF 0x000000a8
|
|
#define BNX_L2CTX_TXP_BIDX 0x000000a8
|
|
#define BNX_L2CTX_TXP_BSEQ 0x000000ac
|
|
|
|
#define BNX_L2CTX_CMD_TYPE_XI 0x00000240
|
|
#define BNX_L2CTX_TBDR_BHADDR_HI_XI 0x00000258
|
|
#define BNX_L2CTX_TBDR_BHADDR_LO_XI 0x0000025c
|
|
|
|
/*
|
|
* l2_bd_chain_context definition
|
|
*/
|
|
#define BNX_L2CTX_BD_PRE_READ 0x00000000
|
|
#define BNX_L2CTX_CTX_SIZE 0x00000000
|
|
#define BNX_L2CTX_CTX_TYPE 0x00000000
|
|
#define BNX_L2CTX_CTX_TYPE_SIZE_L2 ((0x20/20)<<16)
|
|
#define BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE (0xf<<28)
|
|
#define BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED (0<<28)
|
|
#define BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE (1<<28)
|
|
|
|
#define BNX_L2CTX_HOST_BDIDX 0x00000004
|
|
#define BNX_L2CTX_HOST_BSEQ 0x00000008
|
|
#define BNX_L2CTX_NX_BSEQ 0x0000000c
|
|
#define BNX_L2CTX_NX_BDHADDR_HI 0x00000010
|
|
#define BNX_L2CTX_NX_BDHADDR_LO 0x00000014
|
|
#define BNX_L2CTX_NX_BDIDX 0x00000018
|
|
|
|
/*
|
|
* l2_rx_context definition (5706, 5708, 5709, and 5716)
|
|
*/
|
|
#define BNX_L2CTX_RX_WATER_MARK 0x00000000
|
|
#define BNX_L2CTX_RX_LO_WATER_MARK_SHIFT 0
|
|
#define BNX_L2CTX_RX_LO_WATER_MARK_DEFAULT 32
|
|
#define BNX_L2CTX_RX_LO_WATER_MARK_SCALE 4
|
|
#define BNX_L2CTX_RX_LO_WATER_MARK_DIS 0
|
|
#define BNX_L2CTX_RX_HI_WATER_MARK_SHIFT 4
|
|
#define BNX_L2CTX_RX_HI_WATER_MARK_SCALE 16
|
|
#define BNX_L2CTX_RX_WATER_MARKS_MSK 0x000000ff
|
|
|
|
#define BNX_L2CTX_RX_BD_PRE_READ 0x00000000
|
|
#define BNX_L2CTX_RX_BD_PRE_READ_SHIFT 8
|
|
|
|
#define BNX_L2CTX_RX_CTX_SIZE 0x00000000
|
|
#define BNX_L2CTX_RX_CTX_SIZE_SHIFT 16
|
|
#define BNX_L2CTX_RX_CTX_TYPE_SIZE_L2 ((0x20/20)<<BNX_L2CTX_RX_CTX_SIZE_SHIFT)
|
|
|
|
#define BNX_L2CTX_RX_CTX_TYPE 0x00000000
|
|
#define BNX_L2CTX_RX_CTX_TYPE_SHIFT 24
|
|
|
|
#define BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE (0xf<<28)
|
|
#define BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED (0<<28)
|
|
#define BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE (1<<28)
|
|
|
|
#define BNX_L2CTX_RX_HOST_BDIDX 0x00000004
|
|
#define BNX_L2CTX_RX_HOST_BSEQ 0x00000008
|
|
#define BNX_L2CTX_RX_NX_BSEQ 0x0000000c
|
|
#define BNX_L2CTX_RX_NX_BDHADDR_HI 0x00000010
|
|
#define BNX_L2CTX_RX_NX_BDHADDR_LO 0x00000014
|
|
#define BNX_L2CTX_RX_NX_BDIDX 0x00000018
|
|
|
|
#define BNX_L2CTX_RX_HOST_PG_BDIDX 0x00000044
|
|
#define BNX_L2CTX_RX_PG_BUF_SIZE 0x00000048
|
|
#define BNX_L2CTX_RX_RBDC_KEY 0x0000004c
|
|
#define BNX_L2CTX_RX_RBDC_JUMBO_KEY 0x3ffe
|
|
#define BNX_L2CTX_RX_NX_PG_BDHADDR_HI 0x00000050
|
|
#define BNX_L2CTX_RX_NX_PG_BDHADDR_LO 0x00000054
|
|
#define BNX_L2CTX_RX_NX_PG_BDIDX 0x00000058
|
|
|
|
/*
|
|
* pci_config_l definition
|
|
* offset: 0000
|
|
*/
|
|
#define BNX_PCICFG_MISC_CONFIG 0x00000068
|
|
#define BNX_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP (1L<<2)
|
|
#define BNX_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP (1L<<3)
|
|
#define BNX_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA (1L<<5)
|
|
#define BNX_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP (1L<<6)
|
|
#define BNX_PCICFG_MISC_CONFIG_REG_WINDOW_ENA (1L<<7)
|
|
#define BNX_PCICFG_MISC_CONFIG_CORE_RST_REQ (1L<<8)
|
|
#define BNX_PCICFG_MISC_CONFIG_CORE_RST_BSY (1L<<9)
|
|
#define BNX_PCICFG_MISC_CONFIG_ASIC_METAL_REV (0xffL<<16)
|
|
#define BNX_PCICFG_MISC_CONFIG_ASIC_BASE_REV (0xfL<<24)
|
|
#define BNX_PCICFG_MISC_CONFIG_ASIC_ID (0xfL<<28)
|
|
#define BNX_PCICFG_MISC_CONFIG_ASIC_REV (0xffffL<<16)
|
|
|
|
#define BNX_PCICFG_MISC_STATUS 0x0000006c
|
|
#define BNX_PCICFG_MISC_STATUS_INTA_VALUE (1L<<0)
|
|
#define BNX_PCICFG_MISC_STATUS_32BIT_DET (1L<<1)
|
|
#define BNX_PCICFG_MISC_STATUS_M66EN (1L<<2)
|
|
#define BNX_PCICFG_MISC_STATUS_PCIX_DET (1L<<3)
|
|
#define BNX_PCICFG_MISC_STATUS_PCIX_SPEED (0x3L<<4)
|
|
#define BNX_PCICFG_MISC_STATUS_PCIX_SPEED_66 (0L<<4)
|
|
#define BNX_PCICFG_MISC_STATUS_PCIX_SPEED_100 (1L<<4)
|
|
#define BNX_PCICFG_MISC_STATUS_PCIX_SPEED_133 (2L<<4)
|
|
#define BNX_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE (3L<<4)
|
|
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS 0x00000070
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET (0xfL<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ (0L<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ (1L<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ (2L<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ (3L<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ (4L<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ (5L<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ (6L<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ (7L<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW (0xfL<<0)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE (1L<<6)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT (1L<<7)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC (0x7L<<8)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF (0L<<8)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12 (1L<<8)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6 (2L<<8)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62 (4L<<8)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PLAY_DEAD (1L<<11)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED (0xfL<<12)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100 (0L<<12)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80 (1L<<12)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50 (2L<<12)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40 (4L<<12)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25 (8L<<12)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP (1L<<16)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_PLL_STOP (1L<<17)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18 (1L<<18)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_USE_SPD_DET (1L<<19)
|
|
#define BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED (0xfffL<<20)
|
|
|
|
#define BNX_PCICFG_REG_WINDOW_ADDRESS 0x00000078
|
|
#define BNX_PCICFG_REG_WINDOW 0x00000080
|
|
#define BNX_PCICFG_INT_ACK_CMD 0x00000084
|
|
#define BNX_PCICFG_INT_ACK_CMD_INDEX (0xffffL<<0)
|
|
#define BNX_PCICFG_INT_ACK_CMD_INDEX_VALID (1L<<16)
|
|
#define BNX_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM (1L<<17)
|
|
#define BNX_PCICFG_INT_ACK_CMD_MASK_INT (1L<<18)
|
|
|
|
#define BNX_PCICFG_STATUS_BIT_SET_CMD 0x00000088
|
|
#define BNX_PCICFG_STATUS_BIT_CLEAR_CMD 0x0000008c
|
|
#define BNX_PCICFG_MAILBOX_QUEUE_ADDR 0x00000090
|
|
#define BNX_PCICFG_MAILBOX_QUEUE_DATA 0x00000094
|
|
|
|
|
|
/*
|
|
* pci_reg definition
|
|
* offset: 0x400
|
|
*/
|
|
#define BNX_PCI_GRC_WINDOW_ADDR 0x00000400
|
|
#define BNX_PCI_GRC_WINDOW_ADDR_PCI_GRC_WINDOW_ADDR_VALUE (0x3ffffL<<8)
|
|
|
|
#define BNX_PCI_CONFIG_1 0x00000404
|
|
#define BNX_PCI_CONFIG_1_READ_BOUNDARY (0x7L<<8)
|
|
#define BNX_PCI_CONFIG_1_READ_BOUNDARY_OFF (0L<<8)
|
|
#define BNX_PCI_CONFIG_1_READ_BOUNDARY_16 (1L<<8)
|
|
#define BNX_PCI_CONFIG_1_READ_BOUNDARY_32 (2L<<8)
|
|
#define BNX_PCI_CONFIG_1_READ_BOUNDARY_64 (3L<<8)
|
|
#define BNX_PCI_CONFIG_1_READ_BOUNDARY_128 (4L<<8)
|
|
#define BNX_PCI_CONFIG_1_READ_BOUNDARY_256 (5L<<8)
|
|
#define BNX_PCI_CONFIG_1_READ_BOUNDARY_512 (6L<<8)
|
|
#define BNX_PCI_CONFIG_1_READ_BOUNDARY_1024 (7L<<8)
|
|
#define BNX_PCI_CONFIG_1_WRITE_BOUNDARY (0x7L<<11)
|
|
#define BNX_PCI_CONFIG_1_WRITE_BOUNDARY_OFF (0L<<11)
|
|
#define BNX_PCI_CONFIG_1_WRITE_BOUNDARY_16 (1L<<11)
|
|
#define BNX_PCI_CONFIG_1_WRITE_BOUNDARY_32 (2L<<11)
|
|
#define BNX_PCI_CONFIG_1_WRITE_BOUNDARY_64 (3L<<11)
|
|
#define BNX_PCI_CONFIG_1_WRITE_BOUNDARY_128 (4L<<11)
|
|
#define BNX_PCI_CONFIG_1_WRITE_BOUNDARY_256 (5L<<11)
|
|
#define BNX_PCI_CONFIG_1_WRITE_BOUNDARY_512 (6L<<11)
|
|
#define BNX_PCI_CONFIG_1_WRITE_BOUNDARY_1024 (7L<<11)
|
|
|
|
#define BNX_PCI_CONFIG_2 0x00000408
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE (0xfL<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_DISABLED (0L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_64K (1L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_128K (2L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_256K (3L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_512K (4L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_1M (5L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_2M (6L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_4M (7L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_8M (8L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_16M (9L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_32M (10L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_64M (11L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_128M (12L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_256M (13L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_512M (14L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_SIZE_1G (15L<<0)
|
|
#define BNX_PCI_CONFIG_2_BAR1_64ENA (1L<<4)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_RETRY (1L<<5)
|
|
#define BNX_PCI_CONFIG_2_CFG_CYCLE_RETRY (1L<<6)
|
|
#define BNX_PCI_CONFIG_2_FIRST_CFG_DONE (1L<<7)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE (0xffL<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED (0L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_1K (1L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_2K (2L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_4K (3L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_8K (4L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_16K (5L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_32K (6L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_64K (7L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_128K (8L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_256K (9L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_512K (10L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_1M (11L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_2M (12L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_4M (13L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_8M (14L<<8)
|
|
#define BNX_PCI_CONFIG_2_EXP_ROM_SIZE_16M (15L<<8)
|
|
#define BNX_PCI_CONFIG_2_MAX_SPLIT_LIMIT (0x1fL<<16)
|
|
#define BNX_PCI_CONFIG_2_MAX_READ_LIMIT (0x3L<<21)
|
|
#define BNX_PCI_CONFIG_2_MAX_READ_LIMIT_512 (0L<<21)
|
|
#define BNX_PCI_CONFIG_2_MAX_READ_LIMIT_1K (1L<<21)
|
|
#define BNX_PCI_CONFIG_2_MAX_READ_LIMIT_2K (2L<<21)
|
|
#define BNX_PCI_CONFIG_2_MAX_READ_LIMIT_4K (3L<<21)
|
|
#define BNX_PCI_CONFIG_2_FORCE_32_BIT_MSTR (1L<<23)
|
|
#define BNX_PCI_CONFIG_2_FORCE_32_BIT_TGT (1L<<24)
|
|
#define BNX_PCI_CONFIG_2_KEEP_REQ_ASSERT (1L<<25)
|
|
|
|
#define BNX_PCI_CONFIG_3 0x0000040c
|
|
#define BNX_PCI_CONFIG_3_STICKY_BYTE (0xffL<<0)
|
|
#define BNX_PCI_CONFIG_3_FORCE_PME (1L<<24)
|
|
#define BNX_PCI_CONFIG_3_PME_STATUS (1L<<25)
|
|
#define BNX_PCI_CONFIG_3_PME_ENABLE (1L<<26)
|
|
#define BNX_PCI_CONFIG_3_PM_STATE (0x3L<<27)
|
|
#define BNX_PCI_CONFIG_3_VAUX_PRESET (1L<<30)
|
|
#define BNX_PCI_CONFIG_3_PCI_POWER (1L<<31)
|
|
|
|
#define BNX_PCI_PM_DATA_A 0x00000410
|
|
#define BNX_PCI_PM_DATA_A_PM_DATA_0_PRG (0xffL<<0)
|
|
#define BNX_PCI_PM_DATA_A_PM_DATA_1_PRG (0xffL<<8)
|
|
#define BNX_PCI_PM_DATA_A_PM_DATA_2_PRG (0xffL<<16)
|
|
#define BNX_PCI_PM_DATA_A_PM_DATA_3_PRG (0xffL<<24)
|
|
|
|
#define BNX_PCI_PM_DATA_B 0x00000414
|
|
#define BNX_PCI_PM_DATA_B_PM_DATA_4_PRG (0xffL<<0)
|
|
#define BNX_PCI_PM_DATA_B_PM_DATA_5_PRG (0xffL<<8)
|
|
#define BNX_PCI_PM_DATA_B_PM_DATA_6_PRG (0xffL<<16)
|
|
#define BNX_PCI_PM_DATA_B_PM_DATA_7_PRG (0xffL<<24)
|
|
|
|
#define BNX_PCI_SWAP_DIAG0 0x00000418
|
|
#define BNX_PCI_SWAP_DIAG1 0x0000041c
|
|
#define BNX_PCI_EXP_ROM_ADDR 0x00000420
|
|
#define BNX_PCI_EXP_ROM_ADDR_ADDRESS (0x3fffffL<<2)
|
|
#define BNX_PCI_EXP_ROM_ADDR_REQ (1L<<31)
|
|
|
|
#define BNX_PCI_EXP_ROM_DATA 0x00000424
|
|
#define BNX_PCI_VPD_INTF 0x00000428
|
|
#define BNX_PCI_VPD_INTF_INTF_REQ (1L<<0)
|
|
|
|
#define BNX_PCI_VPD_ADDR_FLAG 0x0000042c
|
|
#define BNX_PCI_VPD_ADDR_FLAG_ADDRESS (0x1fff<<2)
|
|
#define BNX_PCI_VPD_ADDR_FLAG_WR (1<<15)
|
|
|
|
#define BNX_PCI_VPD_DATA 0x00000430
|
|
#define BNX_PCI_ID_VAL1 0x00000434
|
|
#define BNX_PCI_ID_VAL1_DEVICE_ID (0xffffL<<0)
|
|
#define BNX_PCI_ID_VAL1_VENDOR_ID (0xffffL<<16)
|
|
|
|
#define BNX_PCI_ID_VAL2 0x00000438
|
|
#define BNX_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID (0xffffL<<0)
|
|
#define BNX_PCI_ID_VAL2_SUBSYSTEM_ID (0xffffL<<16)
|
|
|
|
#define BNX_PCI_ID_VAL3 0x0000043c
|
|
#define BNX_PCI_ID_VAL3_CLASS_CODE (0xffffffL<<0)
|
|
#define BNX_PCI_ID_VAL3_REVISION_ID (0xffL<<24)
|
|
|
|
#define BNX_PCI_ID_VAL4 0x00000440
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA (0xfL<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_0 (0L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_1 (1L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_2 (2L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_3 (3L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_4 (4L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_5 (5L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_6 (6L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_7 (7L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_8 (8L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_9 (9L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_10 (10L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_11 (11L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_12 (12L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_13 (13L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_14 (14L<<0)
|
|
#define BNX_PCI_ID_VAL4_CAP_ENA_15 (15L<<0)
|
|
#define BNX_PCI_ID_VAL4_PM_SCALE_PRG (0x3L<<6)
|
|
#define BNX_PCI_ID_VAL4_PM_SCALE_PRG_0 (0L<<6)
|
|
#define BNX_PCI_ID_VAL4_PM_SCALE_PRG_1 (1L<<6)
|
|
#define BNX_PCI_ID_VAL4_PM_SCALE_PRG_2 (2L<<6)
|
|
#define BNX_PCI_ID_VAL4_PM_SCALE_PRG_3 (3L<<6)
|
|
#define BNX_PCI_ID_VAL4_MSI_LIMIT (0x7L<<9)
|
|
#define BNX_PCI_ID_VAL4_MSI_ADVERTIZE (0x7L<<12)
|
|
#define BNX_PCI_ID_VAL4_MSI_ENABLE (1L<<15)
|
|
#define BNX_PCI_ID_VAL4_MAX_64_ADVERTIZE (1L<<16)
|
|
#define BNX_PCI_ID_VAL4_MAX_133_ADVERTIZE (1L<<17)
|
|
#define BNX_PCI_ID_VAL4_MAX_MEM_READ_SIZE (0x3L<<21)
|
|
#define BNX_PCI_ID_VAL4_MAX_SPLIT_SIZE (0x7L<<23)
|
|
#define BNX_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE (0x7L<<26)
|
|
|
|
#define BNX_PCI_ID_VAL5 0x00000444
|
|
#define BNX_PCI_ID_VAL5_D1_SUPPORT (1L<<0)
|
|
#define BNX_PCI_ID_VAL5_D2_SUPPORT (1L<<1)
|
|
#define BNX_PCI_ID_VAL5_PME_IN_D0 (1L<<2)
|
|
#define BNX_PCI_ID_VAL5_PME_IN_D1 (1L<<3)
|
|
#define BNX_PCI_ID_VAL5_PME_IN_D2 (1L<<4)
|
|
#define BNX_PCI_ID_VAL5_PME_IN_D3_HOT (1L<<5)
|
|
|
|
#define BNX_PCI_PCIX_EXTENDED_STATUS 0x00000448
|
|
#define BNX_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP (1L<<8)
|
|
#define BNX_PCI_PCIX_EXTENDED_STATUS_LONG_BURST (1L<<9)
|
|
#define BNX_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS (0xfL<<16)
|
|
#define BNX_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX (0xffL<<24)
|
|
|
|
#define BNX_PCI_ID_VAL6 0x0000044c
|
|
#define BNX_PCI_ID_VAL6_MAX_LAT (0xffL<<0)
|
|
#define BNX_PCI_ID_VAL6_MIN_GNT (0xffL<<8)
|
|
#define BNX_PCI_ID_VAL6_BIST (0xffL<<16)
|
|
|
|
#define BNX_PCI_MSI_DATA 0x00000450
|
|
#define BNX_PCI_MSI_DATA_PCI_MSI_DATA (0xffffL<<0)
|
|
|
|
#define BNX_PCI_MSI_ADDR_H 0x00000454
|
|
#define BNX_PCI_MSI_ADDR_L 0x00000458
|
|
|
|
/*
|
|
* misc_reg definition
|
|
* offset: 0x800
|
|
*/
|
|
#define BNX_MISC_COMMAND 0x00000800
|
|
#define BNX_MISC_COMMAND_ENABLE_ALL (1L<<0)
|
|
#define BNX_MISC_COMMAND_DISABLE_ALL (1L<<1)
|
|
#define BNX_MISC_COMMAND_SW_RESET (1L<<4)
|
|
#define BNX_MISC_COMMAND_POR_RESET (1L<<5)
|
|
#define BNX_MISC_COMMAND_HD_RESET (1L<<6)
|
|
#define BNX_MISC_COMMAND_CMN_SW_RESET (1L<<7)
|
|
#define BNX_MISC_COMMAND_PAR_ERROR (1L<<8)
|
|
#define BNX_MISC_COMMAND_CS16_ERR (1L<<9)
|
|
#define BNX_MISC_COMMAND_CS16_ERR_LOC (0xfL<<12)
|
|
#define BNX_MISC_COMMAND_PAR_ERR_RAM (0x7fL<<16)
|
|
#define BNX_MISC_COMMAND_POWERDOWN_EVENT (1L<<23)
|
|
#define BNX_MISC_COMMAND_SW_SHUTDOWN (1L<<24)
|
|
#define BNX_MISC_COMMAND_SHUTDOWN_EN (1L<<25)
|
|
#define BNX_MISC_COMMAND_DINTEG_ATTN_EN (1L<<26)
|
|
#define BNX_MISC_COMMAND_PCIE_LINK_IN_L23 (1L<<27)
|
|
#define BNX_MISC_COMMAND_PCIE_DIS (1L<<28)
|
|
|
|
|
|
#define BNX_MISC_CFG 0x00000804
|
|
#define BNX_MISC_CFG_PCI_GRC_TMOUT (1L<<0)
|
|
#define BNX_MISC_CFG_NVM_WR_EN (0x3L<<1)
|
|
#define BNX_MISC_CFG_NVM_WR_EN_PROTECT (0L<<1)
|
|
#define BNX_MISC_CFG_NVM_WR_EN_PCI (1L<<1)
|
|
#define BNX_MISC_CFG_NVM_WR_EN_ALLOW (2L<<1)
|
|
#define BNX_MISC_CFG_NVM_WR_EN_ALLOW2 (3L<<1)
|
|
#define BNX_MISC_CFG_BIST_EN (1L<<3)
|
|
#define BNX_MISC_CFG_CK25_OUT_ALT_SRC (1L<<4)
|
|
#define BNX_MISC_CFG_BYPASS_BSCAN (1L<<5)
|
|
#define BNX_MISC_CFG_BYPASS_EJTAG (1L<<6)
|
|
#define BNX_MISC_CFG_CLK_CTL_OVERRIDE (1L<<7)
|
|
#define BNX_MISC_CFG_LEDMODE (0x3L<<8)
|
|
#define BNX_MISC_CFG_LEDMODE_MAC (0L<<8)
|
|
#define BNX_MISC_CFG_LEDMODE_GPHY1 (1L<<8)
|
|
#define BNX_MISC_CFG_LEDMODE_GPHY2 (2L<<8)
|
|
|
|
#define BNX_MISC_ID 0x00000808
|
|
#define BNX_MISC_ID_BOND_ID (0xfL<<0)
|
|
#define BNX_MISC_ID_CHIP_METAL (0xffL<<4)
|
|
#define BNX_MISC_ID_CHIP_REV (0xfL<<12)
|
|
#define BNX_MISC_ID_CHIP_NUM (0xffffL<<16)
|
|
|
|
#define BNX_MISC_ENABLE_STATUS_BITS 0x0000080c
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE (1L<<0)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE (1L<<1)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE (1L<<2)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE (1L<<3)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE (1L<<4)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE (1L<<5)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE (1L<<7)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE (1L<<9)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE (1L<<12)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE (1L<<13)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE (1L<<14)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE (1L<<15)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE (1L<<16)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE (1L<<17)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE (1L<<18)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE (1L<<19)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE (1L<<21)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE (1L<<25)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE (1L<<26)
|
|
#define BNX_MISC_ENABLE_STATUS_BITS_UMP_ENABLE (1L<<27)
|
|
|
|
#define BNX_MISC_ENABLE_SET_BITS 0x00000810
|
|
#define BNX_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE (1L<<0)
|
|
#define BNX_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE (1L<<1)
|
|
#define BNX_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE (1L<<2)
|
|
#define BNX_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE (1L<<3)
|
|
#define BNX_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE (1L<<4)
|
|
#define BNX_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE (1L<<5)
|
|
#define BNX_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
|
|
#define BNX_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE (1L<<7)
|
|
#define BNX_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
|
|
#define BNX_MISC_ENABLE_SET_BITS_EMAC_ENABLE (1L<<9)
|
|
#define BNX_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
|
|
#define BNX_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
|
|
#define BNX_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE (1L<<12)
|
|
#define BNX_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE (1L<<13)
|
|
#define BNX_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE (1L<<14)
|
|
#define BNX_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE (1L<<15)
|
|
#define BNX_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE (1L<<16)
|
|
#define BNX_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE (1L<<17)
|
|
#define BNX_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE (1L<<18)
|
|
#define BNX_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE (1L<<19)
|
|
#define BNX_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
|
|
#define BNX_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE (1L<<21)
|
|
#define BNX_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
|
|
#define BNX_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
|
|
#define BNX_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
|
|
#define BNX_MISC_ENABLE_SET_BITS_TIMER_ENABLE (1L<<25)
|
|
#define BNX_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE (1L<<26)
|
|
#define BNX_MISC_ENABLE_SET_BITS_UMP_ENABLE (1L<<27)
|
|
|
|
#define BNX_MISC_ENABLE_DEFAULT 0x05ffffff
|
|
#define BNX_MISC_ENABLE_DEFAULT_XI 0x17ffffff
|
|
|
|
#define BNX_MISC_ENABLE_CLR_BITS 0x00000814
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE (1L<<0)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE (1L<<1)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE (1L<<2)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE (1L<<3)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE (1L<<4)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE (1L<<5)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE (1L<<7)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_EMAC_ENABLE (1L<<9)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE (1L<<12)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE (1L<<13)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE (1L<<14)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE (1L<<15)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE (1L<<16)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE (1L<<17)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE (1L<<18)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE (1L<<19)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE (1L<<21)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_TIMER_ENABLE (1L<<25)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE (1L<<26)
|
|
#define BNX_MISC_ENABLE_CLR_BITS_UMP_ENABLE (1L<<27)
|
|
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS 0x00000818
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET (0xfL<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ (0L<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ (1L<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ (2L<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ (3L<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ (4L<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ (5L<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ (6L<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ (7L<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW (0xfL<<0)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE (1L<<6)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT (1L<<7)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC (0x7L<<8)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF (0L<<8)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12 (1L<<8)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6 (2L<<8)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62 (4L<<8)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PLAY_DEAD (1L<<11)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED (0xfL<<12)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100 (0L<<12)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80 (1L<<12)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50 (2L<<12)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40 (4L<<12)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25 (8L<<12)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP (1L<<16)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_PCI_PLL_STOP (1L<<17)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_RESERVED_18 (1L<<18)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_USE_SPD_DET (1L<<19)
|
|
#define BNX_MISC_CLOCK_CONTROL_BITS_RESERVED (0xfffL<<20)
|
|
|
|
#define BNX_MISC_GPIO 0x0000081c
|
|
#define BNX_MISC_GPIO_VALUE (0xffL<<0)
|
|
#define BNX_MISC_GPIO_SET (0xffL<<8)
|
|
#define BNX_MISC_GPIO_CLR (0xffL<<16)
|
|
#define BNX_MISC_GPIO_FLOAT (0xffL<<24)
|
|
|
|
#define BNX_MISC_GPIO_INT 0x00000820
|
|
#define BNX_MISC_GPIO_INT_INT_STATE (0xfL<<0)
|
|
#define BNX_MISC_GPIO_INT_OLD_VALUE (0xfL<<8)
|
|
#define BNX_MISC_GPIO_INT_OLD_SET (0xfL<<16)
|
|
#define BNX_MISC_GPIO_INT_OLD_CLR (0xfL<<24)
|
|
|
|
#define BNX_MISC_CONFIG_LFSR 0x00000824
|
|
#define BNX_MISC_CONFIG_LFSR_DIV (0xffffL<<0)
|
|
|
|
#define BNX_MISC_LFSR_MASK_BITS 0x00000828
|
|
#define BNX_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE (1L<<0)
|
|
#define BNX_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE (1L<<1)
|
|
#define BNX_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE (1L<<2)
|
|
#define BNX_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE (1L<<3)
|
|
#define BNX_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE (1L<<4)
|
|
#define BNX_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE (1L<<5)
|
|
#define BNX_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
|
|
#define BNX_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE (1L<<7)
|
|
#define BNX_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
|
|
#define BNX_MISC_LFSR_MASK_BITS_EMAC_ENABLE (1L<<9)
|
|
#define BNX_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
|
|
#define BNX_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
|
|
#define BNX_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE (1L<<12)
|
|
#define BNX_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE (1L<<13)
|
|
#define BNX_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE (1L<<14)
|
|
#define BNX_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE (1L<<15)
|
|
#define BNX_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE (1L<<16)
|
|
#define BNX_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE (1L<<17)
|
|
#define BNX_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE (1L<<18)
|
|
#define BNX_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE (1L<<19)
|
|
#define BNX_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
|
|
#define BNX_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE (1L<<21)
|
|
#define BNX_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
|
|
#define BNX_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
|
|
#define BNX_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
|
|
#define BNX_MISC_LFSR_MASK_BITS_TIMER_ENABLE (1L<<25)
|
|
#define BNX_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE (1L<<26)
|
|
#define BNX_MISC_LFSR_MASK_BITS_UMP_ENABLE (1L<<27)
|
|
|
|
#define BNX_MISC_ARB_REQ0 0x0000082c
|
|
#define BNX_MISC_ARB_REQ1 0x00000830
|
|
#define BNX_MISC_ARB_REQ2 0x00000834
|
|
#define BNX_MISC_ARB_REQ3 0x00000838
|
|
#define BNX_MISC_ARB_REQ4 0x0000083c
|
|
#define BNX_MISC_ARB_FREE0 0x00000840
|
|
#define BNX_MISC_ARB_FREE1 0x00000844
|
|
#define BNX_MISC_ARB_FREE2 0x00000848
|
|
#define BNX_MISC_ARB_FREE3 0x0000084c
|
|
#define BNX_MISC_ARB_FREE4 0x00000850
|
|
#define BNX_MISC_ARB_REQ_STATUS0 0x00000854
|
|
#define BNX_MISC_ARB_REQ_STATUS1 0x00000858
|
|
#define BNX_MISC_ARB_REQ_STATUS2 0x0000085c
|
|
#define BNX_MISC_ARB_REQ_STATUS3 0x00000860
|
|
#define BNX_MISC_ARB_REQ_STATUS4 0x00000864
|
|
#define BNX_MISC_ARB_GNT0 0x00000868
|
|
#define BNX_MISC_ARB_GNT0_0 (0x7L<<0)
|
|
#define BNX_MISC_ARB_GNT0_1 (0x7L<<4)
|
|
#define BNX_MISC_ARB_GNT0_2 (0x7L<<8)
|
|
#define BNX_MISC_ARB_GNT0_3 (0x7L<<12)
|
|
#define BNX_MISC_ARB_GNT0_4 (0x7L<<16)
|
|
#define BNX_MISC_ARB_GNT0_5 (0x7L<<20)
|
|
#define BNX_MISC_ARB_GNT0_6 (0x7L<<24)
|
|
#define BNX_MISC_ARB_GNT0_7 (0x7L<<28)
|
|
|
|
#define BNX_MISC_ARB_GNT1 0x0000086c
|
|
#define BNX_MISC_ARB_GNT1_8 (0x7L<<0)
|
|
#define BNX_MISC_ARB_GNT1_9 (0x7L<<4)
|
|
#define BNX_MISC_ARB_GNT1_10 (0x7L<<8)
|
|
#define BNX_MISC_ARB_GNT1_11 (0x7L<<12)
|
|
#define BNX_MISC_ARB_GNT1_12 (0x7L<<16)
|
|
#define BNX_MISC_ARB_GNT1_13 (0x7L<<20)
|
|
#define BNX_MISC_ARB_GNT1_14 (0x7L<<24)
|
|
#define BNX_MISC_ARB_GNT1_15 (0x7L<<28)
|
|
|
|
#define BNX_MISC_ARB_GNT2 0x00000870
|
|
#define BNX_MISC_ARB_GNT2_16 (0x7L<<0)
|
|
#define BNX_MISC_ARB_GNT2_17 (0x7L<<4)
|
|
#define BNX_MISC_ARB_GNT2_18 (0x7L<<8)
|
|
#define BNX_MISC_ARB_GNT2_19 (0x7L<<12)
|
|
#define BNX_MISC_ARB_GNT2_20 (0x7L<<16)
|
|
#define BNX_MISC_ARB_GNT2_21 (0x7L<<20)
|
|
#define BNX_MISC_ARB_GNT2_22 (0x7L<<24)
|
|
#define BNX_MISC_ARB_GNT2_23 (0x7L<<28)
|
|
|
|
#define BNX_MISC_ARB_GNT3 0x00000874
|
|
#define BNX_MISC_ARB_GNT3_24 (0x7L<<0)
|
|
#define BNX_MISC_ARB_GNT3_25 (0x7L<<4)
|
|
#define BNX_MISC_ARB_GNT3_26 (0x7L<<8)
|
|
#define BNX_MISC_ARB_GNT3_27 (0x7L<<12)
|
|
#define BNX_MISC_ARB_GNT3_28 (0x7L<<16)
|
|
#define BNX_MISC_ARB_GNT3_29 (0x7L<<20)
|
|
#define BNX_MISC_ARB_GNT3_30 (0x7L<<24)
|
|
#define BNX_MISC_ARB_GNT3_31 (0x7L<<28)
|
|
|
|
#define BNX_MISC_PRBS_CONTROL 0x00000878
|
|
#define BNX_MISC_PRBS_CONTROL_EN (1L<<0)
|
|
#define BNX_MISC_PRBS_CONTROL_RSTB (1L<<1)
|
|
#define BNX_MISC_PRBS_CONTROL_INV (1L<<2)
|
|
#define BNX_MISC_PRBS_CONTROL_ERR_CLR (1L<<3)
|
|
#define BNX_MISC_PRBS_CONTROL_ORDER (0x3L<<4)
|
|
#define BNX_MISC_PRBS_CONTROL_ORDER_7TH (0L<<4)
|
|
#define BNX_MISC_PRBS_CONTROL_ORDER_15TH (1L<<4)
|
|
#define BNX_MISC_PRBS_CONTROL_ORDER_23RD (2L<<4)
|
|
#define BNX_MISC_PRBS_CONTROL_ORDER_31ST (3L<<4)
|
|
|
|
#define BNX_MISC_PRBS_STATUS 0x0000087c
|
|
#define BNX_MISC_PRBS_STATUS_LOCK (1L<<0)
|
|
#define BNX_MISC_PRBS_STATUS_STKY (1L<<1)
|
|
#define BNX_MISC_PRBS_STATUS_ERRORS (0x3fffL<<2)
|
|
#define BNX_MISC_PRBS_STATUS_STATE (0xfL<<16)
|
|
|
|
#define BNX_MISC_SM_ASF_CONTROL 0x00000880
|
|
#define BNX_MISC_SM_ASF_CONTROL_ASF_RST (1L<<0)
|
|
#define BNX_MISC_SM_ASF_CONTROL_TSC_EN (1L<<1)
|
|
#define BNX_MISC_SM_ASF_CONTROL_WG_TO (1L<<2)
|
|
#define BNX_MISC_SM_ASF_CONTROL_HB_TO (1L<<3)
|
|
#define BNX_MISC_SM_ASF_CONTROL_PA_TO (1L<<4)
|
|
#define BNX_MISC_SM_ASF_CONTROL_PL_TO (1L<<5)
|
|
#define BNX_MISC_SM_ASF_CONTROL_RT_TO (1L<<6)
|
|
#define BNX_MISC_SM_ASF_CONTROL_SMB_EVENT (1L<<7)
|
|
#define BNX_MISC_SM_ASF_CONTROL_RES (0xfL<<8)
|
|
#define BNX_MISC_SM_ASF_CONTROL_SMB_EN (1L<<12)
|
|
#define BNX_MISC_SM_ASF_CONTROL_SMB_BB_EN (1L<<13)
|
|
#define BNX_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT (1L<<14)
|
|
#define BNX_MISC_SM_ASF_CONTROL_SMB_AUTOREAD (1L<<15)
|
|
#define BNX_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1 (0x3fL<<16)
|
|
#define BNX_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2 (0x3fL<<24)
|
|
#define BNX_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0 (1L<<30)
|
|
#define BNX_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN (1L<<31)
|
|
|
|
#define BNX_MISC_SMB_IN 0x00000884
|
|
#define BNX_MISC_SMB_IN_DAT_IN (0xffL<<0)
|
|
#define BNX_MISC_SMB_IN_RDY (1L<<8)
|
|
#define BNX_MISC_SMB_IN_DONE (1L<<9)
|
|
#define BNX_MISC_SMB_IN_FIRSTBYTE (1L<<10)
|
|
#define BNX_MISC_SMB_IN_STATUS (0x7L<<11)
|
|
#define BNX_MISC_SMB_IN_STATUS_OK (0x0L<<11)
|
|
#define BNX_MISC_SMB_IN_STATUS_PEC (0x1L<<11)
|
|
#define BNX_MISC_SMB_IN_STATUS_OFLOW (0x2L<<11)
|
|
#define BNX_MISC_SMB_IN_STATUS_STOP (0x3L<<11)
|
|
#define BNX_MISC_SMB_IN_STATUS_TIMEOUT (0x4L<<11)
|
|
|
|
#define BNX_MISC_SMB_OUT 0x00000888
|
|
#define BNX_MISC_SMB_OUT_DAT_OUT (0xffL<<0)
|
|
#define BNX_MISC_SMB_OUT_RDY (1L<<8)
|
|
#define BNX_MISC_SMB_OUT_START (1L<<9)
|
|
#define BNX_MISC_SMB_OUT_LAST (1L<<10)
|
|
#define BNX_MISC_SMB_OUT_ACC_TYPE (1L<<11)
|
|
#define BNX_MISC_SMB_OUT_ENB_PEC (1L<<12)
|
|
#define BNX_MISC_SMB_OUT_GET_RX_LEN (1L<<13)
|
|
#define BNX_MISC_SMB_OUT_SMB_READ_LEN (0x3fL<<14)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS (0xfL<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS_OK (0L<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK (1L<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK (9L<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW (2L<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS_STOP (3L<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT (4L<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST (5L<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST (0xdL<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK (0x6L<<20)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_SLAVEMODE (1L<<24)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_DAT_EN (1L<<25)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_DAT_IN (1L<<26)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_CLK_EN (1L<<27)
|
|
#define BNX_MISC_SMB_OUT_SMB_OUT_CLK_IN (1L<<28)
|
|
|
|
#define BNX_MISC_SMB_WATCHDOG 0x0000088c
|
|
#define BNX_MISC_SMB_WATCHDOG_WATCHDOG (0xffffL<<0)
|
|
|
|
#define BNX_MISC_SMB_HEARTBEAT 0x00000890
|
|
#define BNX_MISC_SMB_HEARTBEAT_HEARTBEAT (0xffffL<<0)
|
|
|
|
#define BNX_MISC_SMB_POLL_ASF 0x00000894
|
|
#define BNX_MISC_SMB_POLL_ASF_POLL_ASF (0xffffL<<0)
|
|
|
|
#define BNX_MISC_SMB_POLL_LEGACY 0x00000898
|
|
#define BNX_MISC_SMB_POLL_LEGACY_POLL_LEGACY (0xffffL<<0)
|
|
|
|
#define BNX_MISC_SMB_RETRAN 0x0000089c
|
|
#define BNX_MISC_SMB_RETRAN_RETRAN (0xffL<<0)
|
|
|
|
#define BNX_MISC_SMB_TIMESTAMP 0x000008a0
|
|
#define BNX_MISC_SMB_TIMESTAMP_TIMESTAMP (0xffffffffL<<0)
|
|
|
|
#define BNX_MISC_PERR_ENA0 0x000008a4
|
|
#define BNX_MISC_PERR_ENA0_COM_MISC_CTXC (1L<<0)
|
|
#define BNX_MISC_PERR_ENA0_COM_MISC_REGF (1L<<1)
|
|
#define BNX_MISC_PERR_ENA0_COM_MISC_SCPAD (1L<<2)
|
|
#define BNX_MISC_PERR_ENA0_CP_MISC_CTXC (1L<<3)
|
|
#define BNX_MISC_PERR_ENA0_CP_MISC_REGF (1L<<4)
|
|
#define BNX_MISC_PERR_ENA0_CP_MISC_SCPAD (1L<<5)
|
|
#define BNX_MISC_PERR_ENA0_CS_MISC_TMEM (1L<<6)
|
|
#define BNX_MISC_PERR_ENA0_CTX_MISC_ACCM0 (1L<<7)
|
|
#define BNX_MISC_PERR_ENA0_CTX_MISC_ACCM1 (1L<<8)
|
|
#define BNX_MISC_PERR_ENA0_CTX_MISC_ACCM2 (1L<<9)
|
|
#define BNX_MISC_PERR_ENA0_CTX_MISC_ACCM3 (1L<<10)
|
|
#define BNX_MISC_PERR_ENA0_CTX_MISC_ACCM4 (1L<<11)
|
|
#define BNX_MISC_PERR_ENA0_CTX_MISC_ACCM5 (1L<<12)
|
|
#define BNX_MISC_PERR_ENA0_CTX_MISC_PGTBL (1L<<13)
|
|
#define BNX_MISC_PERR_ENA0_DMAE_MISC_DR0 (1L<<14)
|
|
#define BNX_MISC_PERR_ENA0_DMAE_MISC_DR1 (1L<<15)
|
|
#define BNX_MISC_PERR_ENA0_DMAE_MISC_DR2 (1L<<16)
|
|
#define BNX_MISC_PERR_ENA0_DMAE_MISC_DR3 (1L<<17)
|
|
#define BNX_MISC_PERR_ENA0_DMAE_MISC_DR4 (1L<<18)
|
|
#define BNX_MISC_PERR_ENA0_DMAE_MISC_DW0 (1L<<19)
|
|
#define BNX_MISC_PERR_ENA0_DMAE_MISC_DW1 (1L<<20)
|
|
#define BNX_MISC_PERR_ENA0_DMAE_MISC_DW2 (1L<<21)
|
|
#define BNX_MISC_PERR_ENA0_HC_MISC_DMA (1L<<22)
|
|
#define BNX_MISC_PERR_ENA0_MCP_MISC_REGF (1L<<23)
|
|
#define BNX_MISC_PERR_ENA0_MCP_MISC_SCPAD (1L<<24)
|
|
#define BNX_MISC_PERR_ENA0_MQ_MISC_CTX (1L<<25)
|
|
#define BNX_MISC_PERR_ENA0_RBDC_MISC (1L<<26)
|
|
#define BNX_MISC_PERR_ENA0_RBUF_MISC_MB (1L<<27)
|
|
#define BNX_MISC_PERR_ENA0_RBUF_MISC_PTR (1L<<28)
|
|
#define BNX_MISC_PERR_ENA0_RDE_MISC_RPC (1L<<29)
|
|
#define BNX_MISC_PERR_ENA0_RDE_MISC_RPM (1L<<30)
|
|
#define BNX_MISC_PERR_ENA0_RV2P_MISC_CB0REGS (1L<<31)
|
|
|
|
#define BNX_MISC_PERR_ENA1 0x000008a8
|
|
#define BNX_MISC_PERR_ENA1_RV2P_MISC_CB1REGS (1L<<0)
|
|
#define BNX_MISC_PERR_ENA1_RV2P_MISC_P1IRAM (1L<<1)
|
|
#define BNX_MISC_PERR_ENA1_RV2P_MISC_P2IRAM (1L<<2)
|
|
#define BNX_MISC_PERR_ENA1_RXP_MISC_CTXC (1L<<3)
|
|
#define BNX_MISC_PERR_ENA1_RXP_MISC_REGF (1L<<4)
|
|
#define BNX_MISC_PERR_ENA1_RXP_MISC_SCPAD (1L<<5)
|
|
#define BNX_MISC_PERR_ENA1_RXP_MISC_RBUFC (1L<<6)
|
|
#define BNX_MISC_PERR_ENA1_TBDC_MISC (1L<<7)
|
|
#define BNX_MISC_PERR_ENA1_TDMA_MISC (1L<<8)
|
|
#define BNX_MISC_PERR_ENA1_THBUF_MISC_MB0 (1L<<9)
|
|
#define BNX_MISC_PERR_ENA1_THBUF_MISC_MB1 (1L<<10)
|
|
#define BNX_MISC_PERR_ENA1_TPAT_MISC_REGF (1L<<11)
|
|
#define BNX_MISC_PERR_ENA1_TPAT_MISC_SCPAD (1L<<12)
|
|
#define BNX_MISC_PERR_ENA1_TPBUF_MISC_MB (1L<<13)
|
|
#define BNX_MISC_PERR_ENA1_TSCH_MISC_LR (1L<<14)
|
|
#define BNX_MISC_PERR_ENA1_TXP_MISC_CTXC (1L<<15)
|
|
#define BNX_MISC_PERR_ENA1_TXP_MISC_REGF (1L<<16)
|
|
#define BNX_MISC_PERR_ENA1_TXP_MISC_SCPAD (1L<<17)
|
|
#define BNX_MISC_PERR_ENA1_UMP_MISC_FIORX (1L<<18)
|
|
#define BNX_MISC_PERR_ENA1_UMP_MISC_FIOTX (1L<<19)
|
|
#define BNX_MISC_PERR_ENA1_UMP_MISC_RX (1L<<20)
|
|
#define BNX_MISC_PERR_ENA1_UMP_MISC_TX (1L<<21)
|
|
#define BNX_MISC_PERR_ENA1_RDMAQ_MISC (1L<<22)
|
|
#define BNX_MISC_PERR_ENA1_CSQ_MISC (1L<<23)
|
|
#define BNX_MISC_PERR_ENA1_CPQ_MISC (1L<<24)
|
|
#define BNX_MISC_PERR_ENA1_MCPQ_MISC (1L<<25)
|
|
#define BNX_MISC_PERR_ENA1_RV2PMQ_MISC (1L<<26)
|
|
#define BNX_MISC_PERR_ENA1_RV2PPQ_MISC (1L<<27)
|
|
#define BNX_MISC_PERR_ENA1_RV2PTQ_MISC (1L<<28)
|
|
#define BNX_MISC_PERR_ENA1_RXPQ_MISC (1L<<29)
|
|
#define BNX_MISC_PERR_ENA1_RXPCQ_MISC (1L<<30)
|
|
#define BNX_MISC_PERR_ENA1_RLUPQ_MISC (1L<<31)
|
|
|
|
#define BNX_MISC_PERR_ENA2 0x000008ac
|
|
#define BNX_MISC_PERR_ENA2_COMQ_MISC (1L<<0)
|
|
#define BNX_MISC_PERR_ENA2_COMXQ_MISC (1L<<1)
|
|
#define BNX_MISC_PERR_ENA2_COMTQ_MISC (1L<<2)
|
|
#define BNX_MISC_PERR_ENA2_TSCHQ_MISC (1L<<3)
|
|
#define BNX_MISC_PERR_ENA2_TBDRQ_MISC (1L<<4)
|
|
#define BNX_MISC_PERR_ENA2_TXPQ_MISC (1L<<5)
|
|
#define BNX_MISC_PERR_ENA2_TDMAQ_MISC (1L<<6)
|
|
#define BNX_MISC_PERR_ENA2_TPATQ_MISC (1L<<7)
|
|
#define BNX_MISC_PERR_ENA2_TASQ_MISC (1L<<8)
|
|
|
|
#define BNX_MISC_DEBUG_VECTOR_SEL 0x000008b0
|
|
#define BNX_MISC_DEBUG_VECTOR_SEL_0 (0xfffL<<0)
|
|
#define BNX_MISC_DEBUG_VECTOR_SEL_1 (0xfffL<<12)
|
|
|
|
#define BNX_MISC_VREG_CONTROL 0x000008b4
|
|
#define BNX_MISC_VREG_CONTROL_1_2 (0xfL<<0)
|
|
#define BNX_MISC_VREG_CONTROL_2_5 (0xfL<<4)
|
|
|
|
#define BNX_MISC_FINAL_CLK_CTL_VAL 0x000008b8
|
|
#define BNX_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL (0x3ffffffL<<6)
|
|
|
|
#define BNX_MISC_NEW_CORE_CTL 0x000008c8
|
|
#define BNX_MISC_NEW_CORE_CTL_LINK_HOLDOFF_SUCCESS (1L<<0)
|
|
#define BNX_MISC_NEW_CORE_CTL_LINK_HOLDOFF_REQ (1L<<1)
|
|
#define BNX_MISC_NEW_CORE_CTL_DMA_ENABLE (1L<<16)
|
|
#define BNX_MISC_NEW_CORE_CTL_RESERVED_CMN (0x3fffL<<2)
|
|
#define BNX_MISC_NEW_CORE_CTL_RESERVED_TC (0xffffL<<16)
|
|
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL 0x000008ec
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID (0xffL<<0)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_X (0L<<0)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_C (3L<<0)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_S (12L<<0)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP (0x7L<<8)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PORT_SWAP_PIN (1L<<11)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_SERDES1_SIGDET (1L<<12)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_SERDES0_SIGDET (1L<<13)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY1_SIGDET (1L<<14)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY0_SIGDET (1L<<15)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_LCPLL_RST (1L<<16)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_SERDES1_RST (1L<<17)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_SERDES0_RST (1L<<18)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY1_RST (1L<<19)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY0_RST (1L<<20)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY_CTRL (0x7L<<21)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PORT_SWAP (1L<<24)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE (1L<<25)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ (0xfL<<26)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER1_IDDQ (1L<<26)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER0_IDDQ (2L<<26)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY1_IDDQ (4L<<26)
|
|
#define BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY0_IDDQ (8L<<26)
|
|
|
|
#define BNX_MISC_UNUSED0 0x000008bc
|
|
|
|
|
|
/*
|
|
* nvm_reg definition
|
|
* offset: 0x6400
|
|
*/
|
|
#define BNX_NVM_COMMAND 0x00006400
|
|
#define BNX_NVM_COMMAND_RST (1L<<0)
|
|
#define BNX_NVM_COMMAND_DONE (1L<<3)
|
|
#define BNX_NVM_COMMAND_DOIT (1L<<4)
|
|
#define BNX_NVM_COMMAND_WR (1L<<5)
|
|
#define BNX_NVM_COMMAND_ERASE (1L<<6)
|
|
#define BNX_NVM_COMMAND_FIRST (1L<<7)
|
|
#define BNX_NVM_COMMAND_LAST (1L<<8)
|
|
#define BNX_NVM_COMMAND_WREN (1L<<16)
|
|
#define BNX_NVM_COMMAND_WRDI (1L<<17)
|
|
#define BNX_NVM_COMMAND_EWSR (1L<<18)
|
|
#define BNX_NVM_COMMAND_WRSR (1L<<19)
|
|
|
|
#define BNX_NVM_STATUS 0x00006404
|
|
#define BNX_NVM_STATUS_PI_FSM_STATE (0xfL<<0)
|
|
#define BNX_NVM_STATUS_EE_FSM_STATE (0xfL<<4)
|
|
#define BNX_NVM_STATUS_EQ_FSM_STATE (0xfL<<8)
|
|
|
|
#define BNX_NVM_WRITE 0x00006408
|
|
#define BNX_NVM_WRITE_NVM_WRITE_VALUE (0xffffffffL<<0)
|
|
#define BNX_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG (0L<<0)
|
|
#define BNX_NVM_WRITE_NVM_WRITE_VALUE_EECLK (1L<<0)
|
|
#define BNX_NVM_WRITE_NVM_WRITE_VALUE_EEDATA (2L<<0)
|
|
#define BNX_NVM_WRITE_NVM_WRITE_VALUE_SCLK (4L<<0)
|
|
#define BNX_NVM_WRITE_NVM_WRITE_VALUE_CS_B (8L<<0)
|
|
#define BNX_NVM_WRITE_NVM_WRITE_VALUE_SO (16L<<0)
|
|
#define BNX_NVM_WRITE_NVM_WRITE_VALUE_SI (32L<<0)
|
|
|
|
#define BNX_NVM_ADDR 0x0000640c
|
|
#define BNX_NVM_ADDR_NVM_ADDR_VALUE (0xffffffL<<0)
|
|
#define BNX_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG (0L<<0)
|
|
#define BNX_NVM_ADDR_NVM_ADDR_VALUE_EECLK (1L<<0)
|
|
#define BNX_NVM_ADDR_NVM_ADDR_VALUE_EEDATA (2L<<0)
|
|
#define BNX_NVM_ADDR_NVM_ADDR_VALUE_SCLK (4L<<0)
|
|
#define BNX_NVM_ADDR_NVM_ADDR_VALUE_CS_B (8L<<0)
|
|
#define BNX_NVM_ADDR_NVM_ADDR_VALUE_SO (16L<<0)
|
|
#define BNX_NVM_ADDR_NVM_ADDR_VALUE_SI (32L<<0)
|
|
|
|
#define BNX_NVM_READ 0x00006410
|
|
#define BNX_NVM_READ_NVM_READ_VALUE (0xffffffffL<<0)
|
|
#define BNX_NVM_READ_NVM_READ_VALUE_BIT_BANG (0L<<0)
|
|
#define BNX_NVM_READ_NVM_READ_VALUE_EECLK (1L<<0)
|
|
#define BNX_NVM_READ_NVM_READ_VALUE_EEDATA (2L<<0)
|
|
#define BNX_NVM_READ_NVM_READ_VALUE_SCLK (4L<<0)
|
|
#define BNX_NVM_READ_NVM_READ_VALUE_CS_B (8L<<0)
|
|
#define BNX_NVM_READ_NVM_READ_VALUE_SO (16L<<0)
|
|
#define BNX_NVM_READ_NVM_READ_VALUE_SI (32L<<0)
|
|
|
|
#define BNX_NVM_CFG1 0x00006414
|
|
#define BNX_NVM_CFG1_FLASH_MODE (1L<<0)
|
|
#define BNX_NVM_CFG1_BUFFER_MODE (1L<<1)
|
|
#define BNX_NVM_CFG1_PASS_MODE (1L<<2)
|
|
#define BNX_NVM_CFG1_BITBANG_MODE (1L<<3)
|
|
#define BNX_NVM_CFG1_STATUS_BIT (0x7L<<4)
|
|
#define BNX_NVM_CFG1_STATUS_BIT_FLASH_RDY (0L<<4)
|
|
#define BNX_NVM_CFG1_STATUS_BIT_BUFFER_RDY (7L<<4)
|
|
#define BNX_NVM_CFG1_SPI_CLK_DIV (0xfL<<7)
|
|
#define BNX_NVM_CFG1_SEE_CLK_DIV (0x7ffL<<11)
|
|
#define BNX_NVM_CFG1_PROTECT_MODE (1L<<24)
|
|
#define BNX_NVM_CFG1_FLASH_SIZE (1L<<25)
|
|
#define BNX_NVM_CFG1_COMPAT_BYPASSS (1L<<31)
|
|
|
|
#define BNX_NVM_CFG2 0x00006418
|
|
#define BNX_NVM_CFG2_ERASE_CMD (0xffL<<0)
|
|
#define BNX_NVM_CFG2_DUMMY (0xffL<<8)
|
|
#define BNX_NVM_CFG2_STATUS_CMD (0xffL<<16)
|
|
|
|
#define BNX_NVM_CFG3 0x0000641c
|
|
#define BNX_NVM_CFG3_BUFFER_RD_CMD (0xffL<<0)
|
|
#define BNX_NVM_CFG3_WRITE_CMD (0xffL<<8)
|
|
#define BNX_NVM_CFG3_BUFFER_WRITE_CMD (0xffL<<16)
|
|
#define BNX_NVM_CFG3_READ_CMD (0xffL<<24)
|
|
|
|
#define BNX_NVM_SW_ARB 0x00006420
|
|
#define BNX_NVM_SW_ARB_ARB_REQ_SET0 (1L<<0)
|
|
#define BNX_NVM_SW_ARB_ARB_REQ_SET1 (1L<<1)
|
|
#define BNX_NVM_SW_ARB_ARB_REQ_SET2 (1L<<2)
|
|
#define BNX_NVM_SW_ARB_ARB_REQ_SET3 (1L<<3)
|
|
#define BNX_NVM_SW_ARB_ARB_REQ_CLR0 (1L<<4)
|
|
#define BNX_NVM_SW_ARB_ARB_REQ_CLR1 (1L<<5)
|
|
#define BNX_NVM_SW_ARB_ARB_REQ_CLR2 (1L<<6)
|
|
#define BNX_NVM_SW_ARB_ARB_REQ_CLR3 (1L<<7)
|
|
#define BNX_NVM_SW_ARB_ARB_ARB0 (1L<<8)
|
|
#define BNX_NVM_SW_ARB_ARB_ARB1 (1L<<9)
|
|
#define BNX_NVM_SW_ARB_ARB_ARB2 (1L<<10)
|
|
#define BNX_NVM_SW_ARB_ARB_ARB3 (1L<<11)
|
|
#define BNX_NVM_SW_ARB_REQ0 (1L<<12)
|
|
#define BNX_NVM_SW_ARB_REQ1 (1L<<13)
|
|
#define BNX_NVM_SW_ARB_REQ2 (1L<<14)
|
|
#define BNX_NVM_SW_ARB_REQ3 (1L<<15)
|
|
|
|
#define BNX_NVM_ACCESS_ENABLE 0x00006424
|
|
#define BNX_NVM_ACCESS_ENABLE_EN (1L<<0)
|
|
#define BNX_NVM_ACCESS_ENABLE_WR_EN (1L<<1)
|
|
|
|
#define BNX_NVM_WRITE1 0x00006428
|
|
#define BNX_NVM_WRITE1_WREN_CMD (0xffL<<0)
|
|
#define BNX_NVM_WRITE1_WRDI_CMD (0xffL<<8)
|
|
#define BNX_NVM_WRITE1_SR_DATA (0xffL<<16)
|
|
|
|
|
|
|
|
/*
|
|
* dma_reg definition
|
|
* offset: 0xc00
|
|
*/
|
|
#define BNX_DMA_COMMAND 0x00000c00
|
|
#define BNX_DMA_COMMAND_ENABLE (1L<<0)
|
|
|
|
#define BNX_DMA_STATUS 0x00000c04
|
|
#define BNX_DMA_STATUS_PAR_ERROR_STATE (1L<<0)
|
|
#define BNX_DMA_STATUS_READ_TRANSFERS_STAT (1L<<16)
|
|
#define BNX_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT (1L<<17)
|
|
#define BNX_DMA_STATUS_BIG_READ_TRANSFERS_STAT (1L<<18)
|
|
#define BNX_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT (1L<<19)
|
|
#define BNX_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT (1L<<20)
|
|
#define BNX_DMA_STATUS_WRITE_TRANSFERS_STAT (1L<<21)
|
|
#define BNX_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT (1L<<22)
|
|
#define BNX_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT (1L<<23)
|
|
#define BNX_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT (1L<<24)
|
|
#define BNX_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT (1L<<25)
|
|
|
|
#define BNX_DMA_CONFIG 0x00000c08
|
|
#define BNX_DMA_CONFIG_DATA_BYTE_SWAP (1L<<0)
|
|
#define BNX_DMA_CONFIG_DATA_WORD_SWAP (1L<<1)
|
|
#define BNX_DMA_CONFIG_CNTL_BYTE_SWAP (1L<<4)
|
|
#define BNX_DMA_CONFIG_CNTL_WORD_SWAP (1L<<5)
|
|
#define BNX_DMA_CONFIG_ONE_DMA (1L<<6)
|
|
#define BNX_DMA_CONFIG_CNTL_TWO_DMA (1L<<7)
|
|
#define BNX_DMA_CONFIG_CNTL_FPGA_MODE (1L<<8)
|
|
#define BNX_DMA_CONFIG_CNTL_PING_PONG_DMA (1L<<10)
|
|
#define BNX_DMA_CONFIG_CNTL_PCI_COMP_DLY (1L<<11)
|
|
#define BNX_DMA_CONFIG_NO_RCHANS_IN_USE (0xfL<<12)
|
|
#define BNX_DMA_CONFIG_NO_WCHANS_IN_USE (0xfL<<16)
|
|
#define BNX_DMA_CONFIG_PCI_CLK_CMP_BITS (0x7L<<20)
|
|
#define BNX_DMA_CONFIG_PCI_FAST_CLK_CMP (1L<<23)
|
|
#define BNX_DMA_CONFIG_BIG_SIZE (0xfL<<24)
|
|
#define BNX_DMA_CONFIG_BIG_SIZE_NONE (0x0L<<24)
|
|
#define BNX_DMA_CONFIG_BIG_SIZE_64 (0x1L<<24)
|
|
#define BNX_DMA_CONFIG_BIG_SIZE_128 (0x2L<<24)
|
|
#define BNX_DMA_CONFIG_BIG_SIZE_256 (0x4L<<24)
|
|
#define BNX_DMA_CONFIG_BIG_SIZE_512 (0x8L<<24)
|
|
|
|
#define BNX_DMA_BLACKOUT 0x00000c0c
|
|
#define BNX_DMA_BLACKOUT_RD_RETRY_BLACKOUT (0xffL<<0)
|
|
#define BNX_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT (0xffL<<8)
|
|
#define BNX_DMA_BLACKOUT_WR_RETRY_BLACKOUT (0xffL<<16)
|
|
|
|
#define BNX_DMA_RCHAN_STAT 0x00000c30
|
|
#define BNX_DMA_RCHAN_STAT_COMP_CODE_0 (0x7L<<0)
|
|
#define BNX_DMA_RCHAN_STAT_PAR_ERR_0 (1L<<3)
|
|
#define BNX_DMA_RCHAN_STAT_COMP_CODE_1 (0x7L<<4)
|
|
#define BNX_DMA_RCHAN_STAT_PAR_ERR_1 (1L<<7)
|
|
#define BNX_DMA_RCHAN_STAT_COMP_CODE_2 (0x7L<<8)
|
|
#define BNX_DMA_RCHAN_STAT_PAR_ERR_2 (1L<<11)
|
|
#define BNX_DMA_RCHAN_STAT_COMP_CODE_3 (0x7L<<12)
|
|
#define BNX_DMA_RCHAN_STAT_PAR_ERR_3 (1L<<15)
|
|
#define BNX_DMA_RCHAN_STAT_COMP_CODE_4 (0x7L<<16)
|
|
#define BNX_DMA_RCHAN_STAT_PAR_ERR_4 (1L<<19)
|
|
#define BNX_DMA_RCHAN_STAT_COMP_CODE_5 (0x7L<<20)
|
|
#define BNX_DMA_RCHAN_STAT_PAR_ERR_5 (1L<<23)
|
|
#define BNX_DMA_RCHAN_STAT_COMP_CODE_6 (0x7L<<24)
|
|
#define BNX_DMA_RCHAN_STAT_PAR_ERR_6 (1L<<27)
|
|
#define BNX_DMA_RCHAN_STAT_COMP_CODE_7 (0x7L<<28)
|
|
#define BNX_DMA_RCHAN_STAT_PAR_ERR_7 (1L<<31)
|
|
|
|
#define BNX_DMA_WCHAN_STAT 0x00000c34
|
|
#define BNX_DMA_WCHAN_STAT_COMP_CODE_0 (0x7L<<0)
|
|
#define BNX_DMA_WCHAN_STAT_PAR_ERR_0 (1L<<3)
|
|
#define BNX_DMA_WCHAN_STAT_COMP_CODE_1 (0x7L<<4)
|
|
#define BNX_DMA_WCHAN_STAT_PAR_ERR_1 (1L<<7)
|
|
#define BNX_DMA_WCHAN_STAT_COMP_CODE_2 (0x7L<<8)
|
|
#define BNX_DMA_WCHAN_STAT_PAR_ERR_2 (1L<<11)
|
|
#define BNX_DMA_WCHAN_STAT_COMP_CODE_3 (0x7L<<12)
|
|
#define BNX_DMA_WCHAN_STAT_PAR_ERR_3 (1L<<15)
|
|
#define BNX_DMA_WCHAN_STAT_COMP_CODE_4 (0x7L<<16)
|
|
#define BNX_DMA_WCHAN_STAT_PAR_ERR_4 (1L<<19)
|
|
#define BNX_DMA_WCHAN_STAT_COMP_CODE_5 (0x7L<<20)
|
|
#define BNX_DMA_WCHAN_STAT_PAR_ERR_5 (1L<<23)
|
|
#define BNX_DMA_WCHAN_STAT_COMP_CODE_6 (0x7L<<24)
|
|
#define BNX_DMA_WCHAN_STAT_PAR_ERR_6 (1L<<27)
|
|
#define BNX_DMA_WCHAN_STAT_COMP_CODE_7 (0x7L<<28)
|
|
#define BNX_DMA_WCHAN_STAT_PAR_ERR_7 (1L<<31)
|
|
|
|
#define BNX_DMA_RCHAN_ASSIGNMENT 0x00000c38
|
|
#define BNX_DMA_RCHAN_ASSIGNMENT_0 (0xfL<<0)
|
|
#define BNX_DMA_RCHAN_ASSIGNMENT_1 (0xfL<<4)
|
|
#define BNX_DMA_RCHAN_ASSIGNMENT_2 (0xfL<<8)
|
|
#define BNX_DMA_RCHAN_ASSIGNMENT_3 (0xfL<<12)
|
|
#define BNX_DMA_RCHAN_ASSIGNMENT_4 (0xfL<<16)
|
|
#define BNX_DMA_RCHAN_ASSIGNMENT_5 (0xfL<<20)
|
|
#define BNX_DMA_RCHAN_ASSIGNMENT_6 (0xfL<<24)
|
|
#define BNX_DMA_RCHAN_ASSIGNMENT_7 (0xfL<<28)
|
|
|
|
#define BNX_DMA_WCHAN_ASSIGNMENT 0x00000c3c
|
|
#define BNX_DMA_WCHAN_ASSIGNMENT_0 (0xfL<<0)
|
|
#define BNX_DMA_WCHAN_ASSIGNMENT_1 (0xfL<<4)
|
|
#define BNX_DMA_WCHAN_ASSIGNMENT_2 (0xfL<<8)
|
|
#define BNX_DMA_WCHAN_ASSIGNMENT_3 (0xfL<<12)
|
|
#define BNX_DMA_WCHAN_ASSIGNMENT_4 (0xfL<<16)
|
|
#define BNX_DMA_WCHAN_ASSIGNMENT_5 (0xfL<<20)
|
|
#define BNX_DMA_WCHAN_ASSIGNMENT_6 (0xfL<<24)
|
|
#define BNX_DMA_WCHAN_ASSIGNMENT_7 (0xfL<<28)
|
|
|
|
#define BNX_DMA_RCHAN_STAT_00 0x00000c40
|
|
#define BNX_DMA_RCHAN_STAT_00_RCHAN_STA_HOST_ADDR_LOW (0xffffffffL<<0)
|
|
|
|
#define BNX_DMA_RCHAN_STAT_01 0x00000c44
|
|
#define BNX_DMA_RCHAN_STAT_01_RCHAN_STA_HOST_ADDR_HIGH (0xffffffffL<<0)
|
|
|
|
#define BNX_DMA_RCHAN_STAT_02 0x00000c48
|
|
#define BNX_DMA_RCHAN_STAT_02_LENGTH (0xffffL<<0)
|
|
#define BNX_DMA_RCHAN_STAT_02_WORD_SWAP (1L<<16)
|
|
#define BNX_DMA_RCHAN_STAT_02_BYTE_SWAP (1L<<17)
|
|
#define BNX_DMA_RCHAN_STAT_02_PRIORITY_LVL (1L<<18)
|
|
|
|
#define BNX_DMA_RCHAN_STAT_10 0x00000c4c
|
|
#define BNX_DMA_RCHAN_STAT_11 0x00000c50
|
|
#define BNX_DMA_RCHAN_STAT_12 0x00000c54
|
|
#define BNX_DMA_RCHAN_STAT_20 0x00000c58
|
|
#define BNX_DMA_RCHAN_STAT_21 0x00000c5c
|
|
#define BNX_DMA_RCHAN_STAT_22 0x00000c60
|
|
#define BNX_DMA_RCHAN_STAT_30 0x00000c64
|
|
#define BNX_DMA_RCHAN_STAT_31 0x00000c68
|
|
#define BNX_DMA_RCHAN_STAT_32 0x00000c6c
|
|
#define BNX_DMA_RCHAN_STAT_40 0x00000c70
|
|
#define BNX_DMA_RCHAN_STAT_41 0x00000c74
|
|
#define BNX_DMA_RCHAN_STAT_42 0x00000c78
|
|
#define BNX_DMA_RCHAN_STAT_50 0x00000c7c
|
|
#define BNX_DMA_RCHAN_STAT_51 0x00000c80
|
|
#define BNX_DMA_RCHAN_STAT_52 0x00000c84
|
|
#define BNX_DMA_RCHAN_STAT_60 0x00000c88
|
|
#define BNX_DMA_RCHAN_STAT_61 0x00000c8c
|
|
#define BNX_DMA_RCHAN_STAT_62 0x00000c90
|
|
#define BNX_DMA_RCHAN_STAT_70 0x00000c94
|
|
#define BNX_DMA_RCHAN_STAT_71 0x00000c98
|
|
#define BNX_DMA_RCHAN_STAT_72 0x00000c9c
|
|
#define BNX_DMA_WCHAN_STAT_00 0x00000ca0
|
|
#define BNX_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW (0xffffffffL<<0)
|
|
|
|
#define BNX_DMA_WCHAN_STAT_01 0x00000ca4
|
|
#define BNX_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH (0xffffffffL<<0)
|
|
|
|
#define BNX_DMA_WCHAN_STAT_02 0x00000ca8
|
|
#define BNX_DMA_WCHAN_STAT_02_LENGTH (0xffffL<<0)
|
|
#define BNX_DMA_WCHAN_STAT_02_WORD_SWAP (1L<<16)
|
|
#define BNX_DMA_WCHAN_STAT_02_BYTE_SWAP (1L<<17)
|
|
#define BNX_DMA_WCHAN_STAT_02_PRIORITY_LVL (1L<<18)
|
|
|
|
#define BNX_DMA_WCHAN_STAT_10 0x00000cac
|
|
#define BNX_DMA_WCHAN_STAT_11 0x00000cb0
|
|
#define BNX_DMA_WCHAN_STAT_12 0x00000cb4
|
|
#define BNX_DMA_WCHAN_STAT_20 0x00000cb8
|
|
#define BNX_DMA_WCHAN_STAT_21 0x00000cbc
|
|
#define BNX_DMA_WCHAN_STAT_22 0x00000cc0
|
|
#define BNX_DMA_WCHAN_STAT_30 0x00000cc4
|
|
#define BNX_DMA_WCHAN_STAT_31 0x00000cc8
|
|
#define BNX_DMA_WCHAN_STAT_32 0x00000ccc
|
|
#define BNX_DMA_WCHAN_STAT_40 0x00000cd0
|
|
#define BNX_DMA_WCHAN_STAT_41 0x00000cd4
|
|
#define BNX_DMA_WCHAN_STAT_42 0x00000cd8
|
|
#define BNX_DMA_WCHAN_STAT_50 0x00000cdc
|
|
#define BNX_DMA_WCHAN_STAT_51 0x00000ce0
|
|
#define BNX_DMA_WCHAN_STAT_52 0x00000ce4
|
|
#define BNX_DMA_WCHAN_STAT_60 0x00000ce8
|
|
#define BNX_DMA_WCHAN_STAT_61 0x00000cec
|
|
#define BNX_DMA_WCHAN_STAT_62 0x00000cf0
|
|
#define BNX_DMA_WCHAN_STAT_70 0x00000cf4
|
|
#define BNX_DMA_WCHAN_STAT_71 0x00000cf8
|
|
#define BNX_DMA_WCHAN_STAT_72 0x00000cfc
|
|
#define BNX_DMA_ARB_STAT_00 0x00000d00
|
|
#define BNX_DMA_ARB_STAT_00_MASTER (0xffffL<<0)
|
|
#define BNX_DMA_ARB_STAT_00_MASTER_ENC (0xffL<<16)
|
|
#define BNX_DMA_ARB_STAT_00_CUR_BINMSTR (0xffL<<24)
|
|
|
|
#define BNX_DMA_ARB_STAT_01 0x00000d04
|
|
#define BNX_DMA_ARB_STAT_01_LPR_RPTR (0xfL<<0)
|
|
#define BNX_DMA_ARB_STAT_01_LPR_WPTR (0xfL<<4)
|
|
#define BNX_DMA_ARB_STAT_01_LPB_RPTR (0xfL<<8)
|
|
#define BNX_DMA_ARB_STAT_01_LPB_WPTR (0xfL<<12)
|
|
#define BNX_DMA_ARB_STAT_01_HPR_RPTR (0xfL<<16)
|
|
#define BNX_DMA_ARB_STAT_01_HPR_WPTR (0xfL<<20)
|
|
#define BNX_DMA_ARB_STAT_01_HPB_RPTR (0xfL<<24)
|
|
#define BNX_DMA_ARB_STAT_01_HPB_WPTR (0xfL<<28)
|
|
|
|
#define BNX_DMA_FUSE_CTRL0_CMD 0x00000f00
|
|
#define BNX_DMA_FUSE_CTRL0_CMD_PWRUP_DONE (1L<<0)
|
|
#define BNX_DMA_FUSE_CTRL0_CMD_SHIFT_DONE (1L<<1)
|
|
#define BNX_DMA_FUSE_CTRL0_CMD_SHIFT (1L<<2)
|
|
#define BNX_DMA_FUSE_CTRL0_CMD_LOAD (1L<<3)
|
|
#define BNX_DMA_FUSE_CTRL0_CMD_SEL (0xfL<<8)
|
|
|
|
#define BNX_DMA_FUSE_CTRL0_DATA 0x00000f04
|
|
#define BNX_DMA_FUSE_CTRL1_CMD 0x00000f08
|
|
#define BNX_DMA_FUSE_CTRL1_CMD_PWRUP_DONE (1L<<0)
|
|
#define BNX_DMA_FUSE_CTRL1_CMD_SHIFT_DONE (1L<<1)
|
|
#define BNX_DMA_FUSE_CTRL1_CMD_SHIFT (1L<<2)
|
|
#define BNX_DMA_FUSE_CTRL1_CMD_LOAD (1L<<3)
|
|
#define BNX_DMA_FUSE_CTRL1_CMD_SEL (0xfL<<8)
|
|
|
|
#define BNX_DMA_FUSE_CTRL1_DATA 0x00000f0c
|
|
#define BNX_DMA_FUSE_CTRL2_CMD 0x00000f10
|
|
#define BNX_DMA_FUSE_CTRL2_CMD_PWRUP_DONE (1L<<0)
|
|
#define BNX_DMA_FUSE_CTRL2_CMD_SHIFT_DONE (1L<<1)
|
|
#define BNX_DMA_FUSE_CTRL2_CMD_SHIFT (1L<<2)
|
|
#define BNX_DMA_FUSE_CTRL2_CMD_LOAD (1L<<3)
|
|
#define BNX_DMA_FUSE_CTRL2_CMD_SEL (0xfL<<8)
|
|
|
|
#define BNX_DMA_FUSE_CTRL2_DATA 0x00000f14
|
|
|
|
|
|
/*
|
|
* context_reg definition
|
|
* offset: 0x1000
|
|
*/
|
|
#define BNX_CTX_COMMAND 0x00001000
|
|
#define BNX_CTX_COMMAND_ENABLED (1L<<0)
|
|
#define BNX_CTX_COMMAND_DISABLE_USAGE_CNT (1L<<1)
|
|
#define BNX_CTX_COMMAND_DISABLE_PLRU (1L<<2)
|
|
#define BNX_CTX_COMMAND_DISABLE_COMBINE_READ (1L<<3)
|
|
#define BNX_CTX_COMMAND_FLUSH_AHEAD (0x1fL<<8)
|
|
#define BNX_CTX_COMMAND_MEM_INIT (1L<<13)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE (0xfL<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_256 (0L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_512 (1L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_1K (2L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_2K (3L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_4K (4L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_8K (5L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_16K (6L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_32K (7L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_64K (8L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_128K (9L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_256K (10L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_512K (11L<<16)
|
|
#define BNX_CTX_COMMAND_PAGE_SIZE_1M (12L<<16)
|
|
|
|
#define BNX_CTX_STATUS 0x00001004
|
|
#define BNX_CTX_STATUS_LOCK_WAIT (1L<<0)
|
|
#define BNX_CTX_STATUS_READ_STAT (1L<<16)
|
|
#define BNX_CTX_STATUS_WRITE_STAT (1L<<17)
|
|
#define BNX_CTX_STATUS_ACC_STALL_STAT (1L<<18)
|
|
#define BNX_CTX_STATUS_LOCK_STALL_STAT (1L<<19)
|
|
|
|
#define BNX_CTX_VIRT_ADDR 0x00001008
|
|
#define BNX_CTX_VIRT_ADDR_VIRT_ADDR (0x7fffL<<6)
|
|
|
|
#define BNX_CTX_PAGE_TBL 0x0000100c
|
|
#define BNX_CTX_PAGE_TBL_PAGE_TBL (0x3fffL<<6)
|
|
|
|
#define BNX_CTX_DATA_ADR 0x00001010
|
|
#define BNX_CTX_DATA_ADR_DATA_ADR (0x7ffffL<<2)
|
|
|
|
#define BNX_CTX_DATA 0x00001014
|
|
#define BNX_CTX_LOCK 0x00001018
|
|
#define BNX_CTX_LOCK_TYPE (0x7L<<0)
|
|
#define BNX_CTX_LOCK_TYPE_LOCK_TYPE_VOID (0x0L<<0)
|
|
#define BNX_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE (0x7L<<0)
|
|
#define BNX_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL (0x1L<<0)
|
|
#define BNX_CTX_LOCK_TYPE_LOCK_TYPE_TX (0x2L<<0)
|
|
#define BNX_CTX_LOCK_TYPE_LOCK_TYPE_TIMER (0x4L<<0)
|
|
#define BNX_CTX_LOCK_CID_VALUE (0x3fffL<<7)
|
|
#define BNX_CTX_LOCK_GRANTED (1L<<26)
|
|
#define BNX_CTX_LOCK_MODE (0x7L<<27)
|
|
#define BNX_CTX_LOCK_MODE_UNLOCK (0x0L<<27)
|
|
#define BNX_CTX_LOCK_MODE_IMMEDIATE (0x1L<<27)
|
|
#define BNX_CTX_LOCK_MODE_SURE (0x2L<<27)
|
|
#define BNX_CTX_LOCK_STATUS (1L<<30)
|
|
#define BNX_CTX_LOCK_REQ (1L<<31)
|
|
|
|
#define BNX_CTX_CTX_CTRL 0x0000101c
|
|
#define BNX_CTX_CTX_CTRL_CTX_ADDR (0x7ffffL<<2)
|
|
#define BNX_CTX_CTX_CTRL_MOD_USAGE_CNT (0x3L<<21)
|
|
#define BNX_CTX_CTX_CTRL_NO_RAM_ACC (1L<<23)
|
|
#define BNX_CTX_CTX_CTRL_PREFETCH_SIZE (0x3L<<24)
|
|
#define BNX_CTX_CTX_CTRL_ATTR (1L<<26)
|
|
#define BNX_CTX_CTX_CTRL_WRITE_REQ (1L<<30)
|
|
#define BNX_CTX_CTX_CTRL_READ_REQ (1L<<31)
|
|
|
|
#define BNX_CTX_CTX_DATA 0x00001020
|
|
|
|
#define BNX_CTX_ACCESS_STATUS 0x00001040
|
|
#define BNX_CTX_ACCESS_STATUS_MASTERENCODED (0xfL<<0)
|
|
#define BNX_CTX_ACCESS_STATUS_ACCESSMEMORYSM (0x3L<<10)
|
|
#define BNX_CTX_ACCESS_STATUS_PAGETABLEINITSM (0x3L<<12)
|
|
#define BNX_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM (0x3L<<14)
|
|
#define BNX_CTX_ACCESS_STATUS_QUALIFIED_REQUEST (0x7ffL<<17)
|
|
#define BNX_CTX_ACCESS_STATUS_CAMMASTERENCODED_XI (0x1fL<<0)
|
|
#define BNX_CTX_ACCESS_STATUS_CACHEMASTERENCODED_XI (0x1fL<<5)
|
|
#define BNX_CTX_ACCESS_STATUS_REQUEST_XI (0x3fffffL<<10)
|
|
|
|
#define BNX_CTX_DBG_LOCK_STATUS 0x00001044
|
|
#define BNX_CTX_DBG_LOCK_STATUS_SM (0x3ffL<<0)
|
|
#define BNX_CTX_DBG_LOCK_STATUS_MATCH (0x3ffL<<22)
|
|
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_0 0x00001080
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_0_CID (0x3fffL<<0)
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_0_TYPE (0x3L<<14)
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_0_MODE (1L<<16)
|
|
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_1 0x00001084
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_2 0x00001088
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_3 0x0000108c
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_4 0x00001090
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_5 0x00001094
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_6 0x00001098
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_7 0x0000109c
|
|
#define BNX_CTX_CHNL_LOCK_STATUS_8 0x000010a0
|
|
|
|
#define BNX_CTX_CACHE_DATA 0x000010c4
|
|
#define BNX_CTX_HOST_PAGE_TBL_CTRL 0x000010c8
|
|
#define BNX_CTX_HOST_PAGE_TBL_CTRL_PAGE_TBL_ADDR (0x1ffL<<0)
|
|
#define BNX_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ (1L<<30)
|
|
#define BNX_CTX_HOST_PAGE_TBL_CTRL_READ_REQ (1L<<31)
|
|
|
|
#define BNX_CTX_HOST_PAGE_TBL_DATA0 0x000010cc
|
|
#define BNX_CTX_HOST_PAGE_TBL_DATA0_VALID (1L<<0)
|
|
#define BNX_CTX_HOST_PAGE_TBL_DATA0_VALUE (0xffffffL<<8)
|
|
|
|
#define BNX_CTX_HOST_PAGE_TBL_DATA1 0x000010d0
|
|
|
|
/*
|
|
* emac_reg definition
|
|
* offset: 0x1400
|
|
*/
|
|
#define BNX_EMAC_MODE 0x00001400
|
|
#define BNX_EMAC_MODE_RESET (1L<<0)
|
|
#define BNX_EMAC_MODE_HALF_DUPLEX (1L<<1)
|
|
#define BNX_EMAC_MODE_PORT (0x3L<<2)
|
|
#define BNX_EMAC_MODE_PORT_NONE (0L<<2)
|
|
#define BNX_EMAC_MODE_PORT_MII (1L<<2)
|
|
#define BNX_EMAC_MODE_PORT_GMII (2L<<2)
|
|
#define BNX_EMAC_MODE_PORT_MII_10 (3L<<2)
|
|
#define BNX_EMAC_MODE_MAC_LOOP (1L<<4)
|
|
#define BNX_EMAC_MODE_25G (1L<<5)
|
|
#define BNX_EMAC_MODE_TAGGED_MAC_CTL (1L<<7)
|
|
#define BNX_EMAC_MODE_TX_BURST (1L<<8)
|
|
#define BNX_EMAC_MODE_MAX_DEFER_DROP_ENA (1L<<9)
|
|
#define BNX_EMAC_MODE_EXT_LINK_POL (1L<<10)
|
|
#define BNX_EMAC_MODE_FORCE_LINK (1L<<11)
|
|
#define BNX_EMAC_MODE_MPKT (1L<<18)
|
|
#define BNX_EMAC_MODE_MPKT_RCVD (1L<<19)
|
|
#define BNX_EMAC_MODE_ACPI_RCVD (1L<<20)
|
|
|
|
#define BNX_EMAC_STATUS 0x00001404
|
|
#define BNX_EMAC_STATUS_LINK (1L<<11)
|
|
#define BNX_EMAC_STATUS_LINK_CHANGE (1L<<12)
|
|
#define BNX_EMAC_STATUS_MI_COMPLETE (1L<<22)
|
|
#define BNX_EMAC_STATUS_MI_INT (1L<<23)
|
|
#define BNX_EMAC_STATUS_AP_ERROR (1L<<24)
|
|
#define BNX_EMAC_STATUS_PARITY_ERROR_STATE (1L<<31)
|
|
|
|
#define BNX_EMAC_ATTENTION_ENA 0x00001408
|
|
#define BNX_EMAC_ATTENTION_ENA_LINK (1L<<11)
|
|
#define BNX_EMAC_ATTENTION_ENA_MI_COMPLETE (1L<<22)
|
|
#define BNX_EMAC_ATTENTION_ENA_MI_INT (1L<<23)
|
|
#define BNX_EMAC_ATTENTION_ENA_AP_ERROR (1L<<24)
|
|
|
|
#define BNX_EMAC_LED 0x0000140c
|
|
#define BNX_EMAC_LED_OVERRIDE (1L<<0)
|
|
#define BNX_EMAC_LED_1000MB_OVERRIDE (1L<<1)
|
|
#define BNX_EMAC_LED_100MB_OVERRIDE (1L<<2)
|
|
#define BNX_EMAC_LED_10MB_OVERRIDE (1L<<3)
|
|
#define BNX_EMAC_LED_TRAFFIC_OVERRIDE (1L<<4)
|
|
#define BNX_EMAC_LED_BLNK_TRAFFIC (1L<<5)
|
|
#define BNX_EMAC_LED_TRAFFIC (1L<<6)
|
|
#define BNX_EMAC_LED_1000MB (1L<<7)
|
|
#define BNX_EMAC_LED_100MB (1L<<8)
|
|
#define BNX_EMAC_LED_10MB (1L<<9)
|
|
#define BNX_EMAC_LED_TRAFFIC_STAT (1L<<10)
|
|
#define BNX_EMAC_LED_BLNK_RATE (0xfffL<<19)
|
|
#define BNX_EMAC_LED_BLNK_RATE_ENA (1L<<31)
|
|
|
|
#define BNX_EMAC_MAC_MATCH0 0x00001410
|
|
#define BNX_EMAC_MAC_MATCH1 0x00001414
|
|
#define BNX_EMAC_MAC_MATCH2 0x00001418
|
|
#define BNX_EMAC_MAC_MATCH3 0x0000141c
|
|
#define BNX_EMAC_MAC_MATCH4 0x00001420
|
|
#define BNX_EMAC_MAC_MATCH5 0x00001424
|
|
#define BNX_EMAC_MAC_MATCH6 0x00001428
|
|
#define BNX_EMAC_MAC_MATCH7 0x0000142c
|
|
#define BNX_EMAC_MAC_MATCH8 0x00001430
|
|
#define BNX_EMAC_MAC_MATCH9 0x00001434
|
|
#define BNX_EMAC_MAC_MATCH10 0x00001438
|
|
#define BNX_EMAC_MAC_MATCH11 0x0000143c
|
|
#define BNX_EMAC_MAC_MATCH12 0x00001440
|
|
#define BNX_EMAC_MAC_MATCH13 0x00001444
|
|
#define BNX_EMAC_MAC_MATCH14 0x00001448
|
|
#define BNX_EMAC_MAC_MATCH15 0x0000144c
|
|
#define BNX_EMAC_MAC_MATCH16 0x00001450
|
|
#define BNX_EMAC_MAC_MATCH17 0x00001454
|
|
#define BNX_EMAC_MAC_MATCH18 0x00001458
|
|
#define BNX_EMAC_MAC_MATCH19 0x0000145c
|
|
#define BNX_EMAC_MAC_MATCH20 0x00001460
|
|
#define BNX_EMAC_MAC_MATCH21 0x00001464
|
|
#define BNX_EMAC_MAC_MATCH22 0x00001468
|
|
#define BNX_EMAC_MAC_MATCH23 0x0000146c
|
|
#define BNX_EMAC_MAC_MATCH24 0x00001470
|
|
#define BNX_EMAC_MAC_MATCH25 0x00001474
|
|
#define BNX_EMAC_MAC_MATCH26 0x00001478
|
|
#define BNX_EMAC_MAC_MATCH27 0x0000147c
|
|
#define BNX_EMAC_MAC_MATCH28 0x00001480
|
|
#define BNX_EMAC_MAC_MATCH29 0x00001484
|
|
#define BNX_EMAC_MAC_MATCH30 0x00001488
|
|
#define BNX_EMAC_MAC_MATCH31 0x0000148c
|
|
#define BNX_EMAC_BACKOFF_SEED 0x00001498
|
|
#define BNX_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED (0x3ffL<<0)
|
|
|
|
#define BNX_EMAC_RX_MTU_SIZE 0x0000149c
|
|
#define BNX_EMAC_RX_MTU_SIZE_MTU_SIZE (0xffffL<<0)
|
|
#define BNX_EMAC_RX_MTU_SIZE_JUMBO_ENA (1L<<31)
|
|
|
|
#define BNX_EMAC_SERDES_CNTL 0x000014a4
|
|
#define BNX_EMAC_SERDES_CNTL_RXR (0x7L<<0)
|
|
#define BNX_EMAC_SERDES_CNTL_RXG (0x3L<<3)
|
|
#define BNX_EMAC_SERDES_CNTL_RXCKSEL (1L<<6)
|
|
#define BNX_EMAC_SERDES_CNTL_TXBIAS (0x7L<<7)
|
|
#define BNX_EMAC_SERDES_CNTL_BGMAX (1L<<10)
|
|
#define BNX_EMAC_SERDES_CNTL_BGMIN (1L<<11)
|
|
#define BNX_EMAC_SERDES_CNTL_TXMODE (1L<<12)
|
|
#define BNX_EMAC_SERDES_CNTL_TXEDGE (1L<<13)
|
|
#define BNX_EMAC_SERDES_CNTL_SERDES_MODE (1L<<14)
|
|
#define BNX_EMAC_SERDES_CNTL_PLLTEST (1L<<15)
|
|
#define BNX_EMAC_SERDES_CNTL_CDET_EN (1L<<16)
|
|
#define BNX_EMAC_SERDES_CNTL_TBI_LBK (1L<<17)
|
|
#define BNX_EMAC_SERDES_CNTL_REMOTE_LBK (1L<<18)
|
|
#define BNX_EMAC_SERDES_CNTL_REV_PHASE (1L<<19)
|
|
#define BNX_EMAC_SERDES_CNTL_REGCTL12 (0x3L<<20)
|
|
#define BNX_EMAC_SERDES_CNTL_REGCTL25 (0x3L<<22)
|
|
|
|
#define BNX_EMAC_SERDES_STATUS 0x000014a8
|
|
#define BNX_EMAC_SERDES_STATUS_RX_STAT (0xffL<<0)
|
|
#define BNX_EMAC_SERDES_STATUS_COMMA_DET (1L<<8)
|
|
|
|
#define BNX_EMAC_MDIO_COMM 0x000014ac
|
|
#define BNX_EMAC_MDIO_COMM_DATA (0xffffL<<0)
|
|
#define BNX_EMAC_MDIO_COMM_REG_ADDR (0x1fL<<16)
|
|
#define BNX_EMAC_MDIO_COMM_PHY_ADDR (0x1fL<<21)
|
|
#define BNX_EMAC_MDIO_COMM_COMMAND (0x3L<<26)
|
|
#define BNX_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0 (0L<<26)
|
|
#define BNX_EMAC_MDIO_COMM_COMMAND_WRITE (1L<<26)
|
|
#define BNX_EMAC_MDIO_COMM_COMMAND_READ (2L<<26)
|
|
#define BNX_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3 (3L<<26)
|
|
#define BNX_EMAC_MDIO_COMM_FAIL (1L<<28)
|
|
#define BNX_EMAC_MDIO_COMM_START_BUSY (1L<<29)
|
|
#define BNX_EMAC_MDIO_COMM_DISEXT (1L<<30)
|
|
|
|
#define BNX_EMAC_MDIO_STATUS 0x000014b0
|
|
#define BNX_EMAC_MDIO_STATUS_LINK (1L<<0)
|
|
#define BNX_EMAC_MDIO_STATUS_10MB (1L<<1)
|
|
|
|
#define BNX_EMAC_MDIO_MODE 0x000014b4
|
|
#define BNX_EMAC_MDIO_MODE_SHORT_PREAMBLE (1L<<1)
|
|
#define BNX_EMAC_MDIO_MODE_AUTO_POLL (1L<<4)
|
|
#define BNX_EMAC_MDIO_MODE_BIT_BANG (1L<<8)
|
|
#define BNX_EMAC_MDIO_MODE_MDIO (1L<<9)
|
|
#define BNX_EMAC_MDIO_MODE_MDIO_OE (1L<<10)
|
|
#define BNX_EMAC_MDIO_MODE_MDC (1L<<11)
|
|
#define BNX_EMAC_MDIO_MODE_MDINT (1L<<12)
|
|
#define BNX_EMAC_MDIO_MODE_CLOCK_CNT (0x1fL<<16)
|
|
|
|
#define BNX_EMAC_MDIO_AUTO_STATUS 0x000014b8
|
|
#define BNX_EMAC_MDIO_AUTO_STATUS_AUTO_ERR (1L<<0)
|
|
|
|
#define BNX_EMAC_TX_MODE 0x000014bc
|
|
#define BNX_EMAC_TX_MODE_RESET (1L<<0)
|
|
#define BNX_EMAC_TX_MODE_EXT_PAUSE_EN (1L<<3)
|
|
#define BNX_EMAC_TX_MODE_FLOW_EN (1L<<4)
|
|
#define BNX_EMAC_TX_MODE_BIG_BACKOFF (1L<<5)
|
|
#define BNX_EMAC_TX_MODE_LONG_PAUSE (1L<<6)
|
|
#define BNX_EMAC_TX_MODE_LINK_AWARE (1L<<7)
|
|
|
|
#define BNX_EMAC_TX_STATUS 0x000014c0
|
|
#define BNX_EMAC_TX_STATUS_XOFFED (1L<<0)
|
|
#define BNX_EMAC_TX_STATUS_XOFF_SENT (1L<<1)
|
|
#define BNX_EMAC_TX_STATUS_XON_SENT (1L<<2)
|
|
#define BNX_EMAC_TX_STATUS_LINK_UP (1L<<3)
|
|
#define BNX_EMAC_TX_STATUS_UNDERRUN (1L<<4)
|
|
|
|
#define BNX_EMAC_TX_LENGTHS 0x000014c4
|
|
#define BNX_EMAC_TX_LENGTHS_SLOT (0xffL<<0)
|
|
#define BNX_EMAC_TX_LENGTHS_IPG (0xfL<<8)
|
|
#define BNX_EMAC_TX_LENGTHS_IPG_CRS (0x3L<<12)
|
|
|
|
#define BNX_EMAC_RX_MODE 0x000014c8
|
|
#define BNX_EMAC_RX_MODE_RESET (1L<<0)
|
|
#define BNX_EMAC_RX_MODE_FLOW_EN (1L<<2)
|
|
#define BNX_EMAC_RX_MODE_KEEP_MAC_CONTROL (1L<<3)
|
|
#define BNX_EMAC_RX_MODE_KEEP_PAUSE (1L<<4)
|
|
#define BNX_EMAC_RX_MODE_ACCEPT_OVERSIZE (1L<<5)
|
|
#define BNX_EMAC_RX_MODE_ACCEPT_RUNTS (1L<<6)
|
|
#define BNX_EMAC_RX_MODE_LLC_CHK (1L<<7)
|
|
#define BNX_EMAC_RX_MODE_PROMISCUOUS (1L<<8)
|
|
#define BNX_EMAC_RX_MODE_NO_CRC_CHK (1L<<9)
|
|
#define BNX_EMAC_RX_MODE_KEEP_VLAN_TAG (1L<<10)
|
|
#define BNX_EMAC_RX_MODE_FILT_BROADCAST (1L<<11)
|
|
#define BNX_EMAC_RX_MODE_SORT_MODE (1L<<12)
|
|
|
|
#define BNX_EMAC_RX_STATUS 0x000014cc
|
|
#define BNX_EMAC_RX_STATUS_FFED (1L<<0)
|
|
#define BNX_EMAC_RX_STATUS_FF_RECEIVED (1L<<1)
|
|
#define BNX_EMAC_RX_STATUS_N_RECEIVED (1L<<2)
|
|
|
|
#define BNX_EMAC_MULTICAST_HASH0 0x000014d0
|
|
#define BNX_EMAC_MULTICAST_HASH1 0x000014d4
|
|
#define BNX_EMAC_MULTICAST_HASH2 0x000014d8
|
|
#define BNX_EMAC_MULTICAST_HASH3 0x000014dc
|
|
#define BNX_EMAC_MULTICAST_HASH4 0x000014e0
|
|
#define BNX_EMAC_MULTICAST_HASH5 0x000014e4
|
|
#define BNX_EMAC_MULTICAST_HASH6 0x000014e8
|
|
#define BNX_EMAC_MULTICAST_HASH7 0x000014ec
|
|
#define BNX_EMAC_RX_STAT_IFHCINOCTETS 0x00001500
|
|
#define BNX_EMAC_RX_STAT_IFHCINBADOCTETS 0x00001504
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSFRAGMENTS 0x00001508
|
|
#define BNX_EMAC_RX_STAT_IFHCINUCASTPKTS 0x0000150c
|
|
#define BNX_EMAC_RX_STAT_IFHCINMULTICASTPKTS 0x00001510
|
|
#define BNX_EMAC_RX_STAT_IFHCINBROADCASTPKTS 0x00001514
|
|
#define BNX_EMAC_RX_STAT_DOT3STATSFCSERRORS 0x00001518
|
|
#define BNX_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS 0x0000151c
|
|
#define BNX_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS 0x00001520
|
|
#define BNX_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED 0x00001524
|
|
#define BNX_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED 0x00001528
|
|
#define BNX_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED 0x0000152c
|
|
#define BNX_EMAC_RX_STAT_XOFFSTATEENTERED 0x00001530
|
|
#define BNX_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG 0x00001534
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSJABBERS 0x00001538
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS 0x0000153c
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS 0x00001540
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x00001544
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS 0x00001548
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS 0x0000154c
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS 0x00001550
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS 0x00001554
|
|
#define BNX_EMAC_RX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS 0x00001558
|
|
#define BNX_EMAC_RXMAC_DEBUG0 0x0000155c
|
|
#define BNX_EMAC_RXMAC_DEBUG1 0x00001560
|
|
#define BNX_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT (1L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE (1L<<1)
|
|
#define BNX_EMAC_RXMAC_DEBUG1_BAD_CRC (1L<<2)
|
|
#define BNX_EMAC_RXMAC_DEBUG1_RX_ERROR (1L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG1_ALIGN_ERROR (1L<<4)
|
|
#define BNX_EMAC_RXMAC_DEBUG1_LAST_DATA (1L<<5)
|
|
#define BNX_EMAC_RXMAC_DEBUG1_ODD_BYTE_START (1L<<6)
|
|
#define BNX_EMAC_RXMAC_DEBUG1_BYTE_COUNT (0xffffL<<7)
|
|
#define BNX_EMAC_RXMAC_DEBUG1_SLOT_TIME (0xffL<<23)
|
|
|
|
#define BNX_EMAC_RXMAC_DEBUG2 0x00001564
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SM_STATE (0x7L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE (0x0L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SFD (0x1L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SM_STATE_DATA (0x2L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP (0x3L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SM_STATE_EXT (0x4L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SM_STATE_DROP (0x5L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP (0x6L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SM_STATE_FC (0x7L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE (0xfL<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE (0x0L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0 (0x1L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1 (0x2L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2 (0x3L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3 (0x4L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT (0x5L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT (0x6L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS (0x7L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST (0x8L<<3)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_BYTE_IN (0xffL<<7)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_FALSEC (1L<<15)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_TAGGED (1L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE (1L<<18)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE (0L<<18)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED (1L<<18)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_SE_COUNTER (0xfL<<19)
|
|
#define BNX_EMAC_RXMAC_DEBUG2_QUANTA (0x1fL<<23)
|
|
|
|
#define BNX_EMAC_RXMAC_DEBUG3 0x00001568
|
|
#define BNX_EMAC_RXMAC_DEBUG3_PAUSE_CTR (0xffffL<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR (0xffffL<<16)
|
|
|
|
#define BNX_EMAC_RXMAC_DEBUG4 0x0000156c
|
|
#define BNX_EMAC_RXMAC_DEBUG4_TYPE_FIELD (0xffffL<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE (0x3fL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE (0x0L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2 (0x1L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3 (0x2L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI (0x3L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2 (0x7L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3 (0x5L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1 (0x6L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2 (0x7L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3 (0x8L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2 (0x9L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3 (0xaL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1 (0xeL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2 (0xfL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK (0x10L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC (0x11L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2 (0x12L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3 (0x13L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1 (0x14L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2 (0x15L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3 (0x16L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE (0x17L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC (0x18L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE (0x19L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD (0x1aL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC (0x1bL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH (0x1cL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF (0x1dL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_XON (0x1eL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED (0x1fL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED (0x20L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE (0x21L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL (0x22L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1 (0x23L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2 (0x24L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3 (0x25L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE (0x26L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE (0x27L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL (0x28L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE (0x29L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP (0x2aL<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_DROP_PKT (1L<<22)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_SLOT_FILLED (1L<<23)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_FALSE_CARRIER (1L<<24)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_LAST_DATA (1L<<25)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_sfd_FOUND (1L<<26)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_ADVANCE (1L<<27)
|
|
#define BNX_EMAC_RXMAC_DEBUG4_START (1L<<28)
|
|
|
|
#define BNX_EMAC_RXMAC_DEBUG5 0x00001570
|
|
#define BNX_EMAC_RXMAC_DEBUG5_PS_IDISM (0x7L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE (0L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF (1L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT (2L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC (3L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE (4L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL (5L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT (6L<<0)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1 (0x7L<<4)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW (0x0L<<4)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT (0x1L<<4)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF (0x2L<<4)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF (0x3L<<4)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF (0x4L<<4)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF (0x6L<<4)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF (0x7L<<4)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_EOF_DETECTED (1L<<7)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF0 (0x7L<<8)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL (1L<<11)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_LOAD_CCODE (1L<<12)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_LOAD_DATA (1L<<13)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_LOAD_STAT (1L<<14)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_CLR_STAT (1L<<15)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE (0x3L<<16)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT (1L<<19)
|
|
#define BNX_EMAC_RXMAC_DEBUG5_FMLEN (0xfffL<<20)
|
|
|
|
#define BNX_EMAC_RX_STAT_AC0 0x00001580
|
|
#define BNX_EMAC_RX_STAT_AC1 0x00001584
|
|
#define BNX_EMAC_RX_STAT_AC2 0x00001588
|
|
#define BNX_EMAC_RX_STAT_AC3 0x0000158c
|
|
#define BNX_EMAC_RX_STAT_AC4 0x00001590
|
|
#define BNX_EMAC_RX_STAT_AC5 0x00001594
|
|
#define BNX_EMAC_RX_STAT_AC6 0x00001598
|
|
#define BNX_EMAC_RX_STAT_AC7 0x0000159c
|
|
#define BNX_EMAC_RX_STAT_AC8 0x000015a0
|
|
#define BNX_EMAC_RX_STAT_AC9 0x000015a4
|
|
#define BNX_EMAC_RX_STAT_AC10 0x000015a8
|
|
#define BNX_EMAC_RX_STAT_AC11 0x000015ac
|
|
#define BNX_EMAC_RX_STAT_AC12 0x000015b0
|
|
#define BNX_EMAC_RX_STAT_AC13 0x000015b4
|
|
#define BNX_EMAC_RX_STAT_AC14 0x000015b8
|
|
#define BNX_EMAC_RX_STAT_AC15 0x000015bc
|
|
#define BNX_EMAC_RX_STAT_AC16 0x000015c0
|
|
#define BNX_EMAC_RX_STAT_AC17 0x000015c4
|
|
#define BNX_EMAC_RX_STAT_AC18 0x000015c8
|
|
#define BNX_EMAC_RX_STAT_AC19 0x000015cc
|
|
#define BNX_EMAC_RX_STAT_AC20 0x000015d0
|
|
#define BNX_EMAC_RX_STAT_AC21 0x000015d4
|
|
#define BNX_EMAC_RX_STAT_AC22 0x000015d8
|
|
#define BNX_EMAC_RXMAC_SUC_DBG_OVERRUNVEC 0x000015dc
|
|
#define BNX_EMAC_TX_STAT_IFHCOUTOCTETS 0x00001600
|
|
#define BNX_EMAC_TX_STAT_IFHCOUTBADOCTETS 0x00001604
|
|
#define BNX_EMAC_TX_STAT_ETHERSTATSCOLLISIONS 0x00001608
|
|
#define BNX_EMAC_TX_STAT_OUTXONSENT 0x0000160c
|
|
#define BNX_EMAC_TX_STAT_OUTXOFFSENT 0x00001610
|
|
#define BNX_EMAC_TX_STAT_FLOWCONTROLDONE 0x00001614
|
|
#define BNX_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES 0x00001618
|
|
#define BNX_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES 0x0000161c
|
|
#define BNX_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS 0x00001620
|
|
#define BNX_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS 0x00001624
|
|
#define BNX_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS 0x00001628
|
|
#define BNX_EMAC_TX_STAT_IFHCOUTUCASTPKTS 0x0000162c
|
|
#define BNX_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS 0x00001630
|
|
#define BNX_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS 0x00001634
|
|
#define BNX_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS 0x00001638
|
|
#define BNX_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x0000163c
|
|
#define BNX_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS 0x00001640
|
|
#define BNX_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS 0x00001644
|
|
#define BNX_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS 0x00001648
|
|
#define BNX_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS 0x0000164c
|
|
#define BNX_EMAC_TX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS 0x00001650
|
|
#define BNX_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS 0x00001654
|
|
#define BNX_EMAC_TXMAC_DEBUG0 0x00001658
|
|
#define BNX_EMAC_TXMAC_DEBUG1 0x0000165c
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ODI_STATE (0xfL<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE (0x0L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_START0 (0x1L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0 (0x4L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1 (0x5L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2 (0x6L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3 (0x7L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0 (0x8L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1 (0x9L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_CRS_ENABLE (1L<<4)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_BAD_CRC (1L<<5)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_SE_COUNTER (0xfL<<6)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_SEND_PAUSE (1L<<10)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_LATE_COLLISION (1L<<11)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_MAX_DEFER (1L<<12)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_DEFERRED (1L<<13)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_ONE_BYTE (1L<<14)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_IPG_TIME (0xfL<<15)
|
|
#define BNX_EMAC_TXMAC_DEBUG1_SLOT_TIME (0xffL<<19)
|
|
|
|
#define BNX_EMAC_TXMAC_DEBUG2 0x00001660
|
|
#define BNX_EMAC_TXMAC_DEBUG2_BACK_OFF (0x3ffL<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG2_BYTE_COUNT (0xffffL<<10)
|
|
#define BNX_EMAC_TXMAC_DEBUG2_COL_COUNT (0x1fL<<26)
|
|
#define BNX_EMAC_TXMAC_DEBUG2_COL_BIT (1L<<31)
|
|
|
|
#define BNX_EMAC_TXMAC_DEBUG3 0x00001664
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE (0xfL<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE (0x0L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1 (0x1L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2 (0x2L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_SFD (0x3L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_DATA (0x4L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1 (0x5L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2 (0x6L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_EXT (0x7L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_STATB (0x8L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_STATG (0x9L<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_JAM (0xaL<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM (0xbL<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM (0xcL<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT (0xdL<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF (0xeL<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_FILT_STATE (0x7L<<4)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE (0x0L<<4)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT (0x1L<<4)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI (0x2L<<4)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_MC (0x3L<<4)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2 (0x4L<<4)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3 (0x5L<<4)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC (0x6L<<4)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_CRS_DONE (1L<<7)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_XOFF (1L<<8)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_SE_COUNTER (0xfL<<9)
|
|
#define BNX_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER (0x1fL<<13)
|
|
|
|
#define BNX_EMAC_TXMAC_DEBUG4 0x00001668
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER (0xffffL<<0)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE (0xfL<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE (0x0L<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1 (0x2L<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2 (0x3L<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3 (0x6L<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1 (0x7L<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2 (0x5L<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3 (0x4L<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE (0xcL<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD (0xeL<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME (0xaL<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1 (0x8L<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2 (0x9L<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT (0xdL<<16)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_STATS0_VALID (1L<<20)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_APPEND_CRC (1L<<21)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_SLOT_FILLED (1L<<22)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_MAX_DEFER (1L<<23)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_SEND_EXTEND (1L<<24)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_SEND_PADDING (1L<<25)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_EOF_LOC (1L<<26)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_COLLIDING (1L<<27)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_COL_IN (1L<<28)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_BURSTING (1L<<29)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_ADVANCE (1L<<30)
|
|
#define BNX_EMAC_TXMAC_DEBUG4_GO (1L<<31)
|
|
|
|
#define BNX_EMAC_TX_STAT_AC0 0x00001680
|
|
#define BNX_EMAC_TX_STAT_AC1 0x00001684
|
|
#define BNX_EMAC_TX_STAT_AC2 0x00001688
|
|
#define BNX_EMAC_TX_STAT_AC3 0x0000168c
|
|
#define BNX_EMAC_TX_STAT_AC4 0x00001690
|
|
#define BNX_EMAC_TX_STAT_AC5 0x00001694
|
|
#define BNX_EMAC_TX_STAT_AC6 0x00001698
|
|
#define BNX_EMAC_TX_STAT_AC7 0x0000169c
|
|
#define BNX_EMAC_TX_STAT_AC8 0x000016a0
|
|
#define BNX_EMAC_TX_STAT_AC9 0x000016a4
|
|
#define BNX_EMAC_TX_STAT_AC10 0x000016a8
|
|
#define BNX_EMAC_TX_STAT_AC11 0x000016ac
|
|
#define BNX_EMAC_TX_STAT_AC12 0x000016b0
|
|
#define BNX_EMAC_TX_STAT_AC13 0x000016b4
|
|
#define BNX_EMAC_TX_STAT_AC14 0x000016b8
|
|
#define BNX_EMAC_TX_STAT_AC15 0x000016bc
|
|
#define BNX_EMAC_TX_STAT_AC16 0x000016c0
|
|
#define BNX_EMAC_TX_STAT_AC17 0x000016c4
|
|
#define BNX_EMAC_TX_STAT_AC18 0x000016c8
|
|
#define BNX_EMAC_TX_STAT_AC19 0x000016cc
|
|
#define BNX_EMAC_TX_STAT_AC20 0x000016d0
|
|
#define BNX_EMAC_TX_STAT_AC21 0x000016d4
|
|
#define BNX_EMAC_TXMAC_SUC_DBG_OVERRUNVEC 0x000016d8
|
|
|
|
|
|
/*
|
|
* rpm_reg definition
|
|
* offset: 0x1800
|
|
*/
|
|
#define BNX_RPM_COMMAND 0x00001800
|
|
#define BNX_RPM_COMMAND_ENABLED (1L<<0)
|
|
#define BNX_RPM_COMMAND_OVERRUN_ABORT (1L<<4)
|
|
|
|
#define BNX_RPM_STATUS 0x00001804
|
|
#define BNX_RPM_STATUS_MBUF_WAIT (1L<<0)
|
|
#define BNX_RPM_STATUS_FREE_WAIT (1L<<1)
|
|
|
|
#define BNX_RPM_CONFIG 0x00001808
|
|
#define BNX_RPM_CONFIG_NO_PSD_HDR_CKSUM (1L<<0)
|
|
#define BNX_RPM_CONFIG_ACPI_ENA (1L<<1)
|
|
#define BNX_RPM_CONFIG_ACPI_KEEP (1L<<2)
|
|
#define BNX_RPM_CONFIG_MP_KEEP (1L<<3)
|
|
#define BNX_RPM_CONFIG_SORT_VECT_VAL (0xfL<<4)
|
|
#define BNX_RPM_CONFIG_IGNORE_VLAN (1L<<31)
|
|
|
|
#define BNX_RPM_VLAN_MATCH0 0x00001810
|
|
#define BNX_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE (0xfffL<<0)
|
|
|
|
#define BNX_RPM_VLAN_MATCH1 0x00001814
|
|
#define BNX_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE (0xfffL<<0)
|
|
|
|
#define BNX_RPM_VLAN_MATCH2 0x00001818
|
|
#define BNX_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE (0xfffL<<0)
|
|
|
|
#define BNX_RPM_VLAN_MATCH3 0x0000181c
|
|
#define BNX_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE (0xfffL<<0)
|
|
|
|
#define BNX_RPM_SORT_USER0 0x00001820
|
|
#define BNX_RPM_SORT_USER0_PM_EN (0xffffL<<0)
|
|
#define BNX_RPM_SORT_USER0_BC_EN (1L<<16)
|
|
#define BNX_RPM_SORT_USER0_MC_EN (1L<<17)
|
|
#define BNX_RPM_SORT_USER0_MC_HSH_EN (1L<<18)
|
|
#define BNX_RPM_SORT_USER0_PROM_EN (1L<<19)
|
|
#define BNX_RPM_SORT_USER0_VLAN_EN (0xfL<<20)
|
|
#define BNX_RPM_SORT_USER0_PROM_VLAN (1L<<24)
|
|
#define BNX_RPM_SORT_USER0_ENA (1L<<31)
|
|
|
|
#define BNX_RPM_SORT_USER1 0x00001824
|
|
#define BNX_RPM_SORT_USER1_PM_EN (0xffffL<<0)
|
|
#define BNX_RPM_SORT_USER1_BC_EN (1L<<16)
|
|
#define BNX_RPM_SORT_USER1_MC_EN (1L<<17)
|
|
#define BNX_RPM_SORT_USER1_MC_HSH_EN (1L<<18)
|
|
#define BNX_RPM_SORT_USER1_PROM_EN (1L<<19)
|
|
#define BNX_RPM_SORT_USER1_VLAN_EN (0xfL<<20)
|
|
#define BNX_RPM_SORT_USER1_PROM_VLAN (1L<<24)
|
|
#define BNX_RPM_SORT_USER1_ENA (1L<<31)
|
|
|
|
#define BNX_RPM_SORT_USER2 0x00001828
|
|
#define BNX_RPM_SORT_USER2_PM_EN (0xffffL<<0)
|
|
#define BNX_RPM_SORT_USER2_BC_EN (1L<<16)
|
|
#define BNX_RPM_SORT_USER2_MC_EN (1L<<17)
|
|
#define BNX_RPM_SORT_USER2_MC_HSH_EN (1L<<18)
|
|
#define BNX_RPM_SORT_USER2_PROM_EN (1L<<19)
|
|
#define BNX_RPM_SORT_USER2_VLAN_EN (0xfL<<20)
|
|
#define BNX_RPM_SORT_USER2_PROM_VLAN (1L<<24)
|
|
#define BNX_RPM_SORT_USER2_ENA (1L<<31)
|
|
|
|
#define BNX_RPM_SORT_USER3 0x0000182c
|
|
#define BNX_RPM_SORT_USER3_PM_EN (0xffffL<<0)
|
|
#define BNX_RPM_SORT_USER3_BC_EN (1L<<16)
|
|
#define BNX_RPM_SORT_USER3_MC_EN (1L<<17)
|
|
#define BNX_RPM_SORT_USER3_MC_HSH_EN (1L<<18)
|
|
#define BNX_RPM_SORT_USER3_PROM_EN (1L<<19)
|
|
#define BNX_RPM_SORT_USER3_VLAN_EN (0xfL<<20)
|
|
#define BNX_RPM_SORT_USER3_PROM_VLAN (1L<<24)
|
|
#define BNX_RPM_SORT_USER3_ENA (1L<<31)
|
|
|
|
#define BNX_RPM_STAT_L2_FILTER_DISCARDS 0x00001840
|
|
#define BNX_RPM_STAT_RULE_CHECKER_DISCARDS 0x00001844
|
|
#define BNX_RPM_STAT_IFINFTQDISCARDS 0x00001848
|
|
#define BNX_RPM_STAT_IFINMBUFDISCARD 0x0000184c
|
|
#define BNX_RPM_STAT_RULE_CHECKER_P4_HIT 0x00001850
|
|
#define BNX_RPM_STAT_AC0 0x00001880
|
|
#define BNX_RPM_STAT_AC1 0x00001884
|
|
#define BNX_RPM_STAT_AC2 0x00001888
|
|
#define BNX_RPM_STAT_AC3 0x0000188c
|
|
#define BNX_RPM_STAT_AC4 0x00001890
|
|
#define BNX_RPM_RC_CNTL_0 0x00001900
|
|
#define BNX_RPM_RC_CNTL_0_OFFSET (0xffL<<0)
|
|
#define BNX_RPM_RC_CNTL_0_CLASS (0x7L<<8)
|
|
#define BNX_RPM_RC_CNTL_0_PRIORITY (1L<<11)
|
|
#define BNX_RPM_RC_CNTL_0_P4 (1L<<12)
|
|
#define BNX_RPM_RC_CNTL_0_HDR_TYPE (0x7L<<13)
|
|
#define BNX_RPM_RC_CNTL_0_HDR_TYPE_START (0L<<13)
|
|
#define BNX_RPM_RC_CNTL_0_HDR_TYPE_IP (1L<<13)
|
|
#define BNX_RPM_RC_CNTL_0_HDR_TYPE_TCP (2L<<13)
|
|
#define BNX_RPM_RC_CNTL_0_HDR_TYPE_UDP (3L<<13)
|
|
#define BNX_RPM_RC_CNTL_0_HDR_TYPE_DATA (4L<<13)
|
|
#define BNX_RPM_RC_CNTL_0_COMP (0x3L<<16)
|
|
#define BNX_RPM_RC_CNTL_0_COMP_EQUAL (0L<<16)
|
|
#define BNX_RPM_RC_CNTL_0_COMP_NEQUAL (1L<<16)
|
|
#define BNX_RPM_RC_CNTL_0_COMP_GREATER (2L<<16)
|
|
#define BNX_RPM_RC_CNTL_0_COMP_LESS (3L<<16)
|
|
#define BNX_RPM_RC_CNTL_0_SBIT (1L<<19)
|
|
#define BNX_RPM_RC_CNTL_0_CMDSEL (0xfL<<20)
|
|
#define BNX_RPM_RC_CNTL_0_MAP (1L<<24)
|
|
#define BNX_RPM_RC_CNTL_0_DISCARD (1L<<25)
|
|
#define BNX_RPM_RC_CNTL_0_MASK (1L<<26)
|
|
#define BNX_RPM_RC_CNTL_0_P1 (1L<<27)
|
|
#define BNX_RPM_RC_CNTL_0_P2 (1L<<28)
|
|
#define BNX_RPM_RC_CNTL_0_P3 (1L<<29)
|
|
#define BNX_RPM_RC_CNTL_0_NBIT (1L<<30)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_0 0x00001904
|
|
#define BNX_RPM_RC_VALUE_MASK_0_VALUE (0xffffL<<0)
|
|
#define BNX_RPM_RC_VALUE_MASK_0_MASK (0xffffL<<16)
|
|
|
|
#define BNX_RPM_RC_CNTL_1 0x00001908
|
|
#define BNX_RPM_RC_CNTL_1_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_1_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_1 0x0000190c
|
|
#define BNX_RPM_RC_CNTL_2 0x00001910
|
|
#define BNX_RPM_RC_CNTL_2_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_2_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_2 0x00001914
|
|
#define BNX_RPM_RC_CNTL_3 0x00001918
|
|
#define BNX_RPM_RC_CNTL_3_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_3_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_3 0x0000191c
|
|
#define BNX_RPM_RC_CNTL_4 0x00001920
|
|
#define BNX_RPM_RC_CNTL_4_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_4_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_4 0x00001924
|
|
#define BNX_RPM_RC_CNTL_5 0x00001928
|
|
#define BNX_RPM_RC_CNTL_5_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_5_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_5 0x0000192c
|
|
#define BNX_RPM_RC_CNTL_6 0x00001930
|
|
#define BNX_RPM_RC_CNTL_6_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_6_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_6 0x00001934
|
|
#define BNX_RPM_RC_CNTL_7 0x00001938
|
|
#define BNX_RPM_RC_CNTL_7_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_7_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_7 0x0000193c
|
|
#define BNX_RPM_RC_CNTL_8 0x00001940
|
|
#define BNX_RPM_RC_CNTL_8_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_8_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_8 0x00001944
|
|
#define BNX_RPM_RC_CNTL_9 0x00001948
|
|
#define BNX_RPM_RC_CNTL_9_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_9_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_9 0x0000194c
|
|
#define BNX_RPM_RC_CNTL_10 0x00001950
|
|
#define BNX_RPM_RC_CNTL_10_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_10_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_10 0x00001954
|
|
#define BNX_RPM_RC_CNTL_11 0x00001958
|
|
#define BNX_RPM_RC_CNTL_11_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_11_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_11 0x0000195c
|
|
#define BNX_RPM_RC_CNTL_12 0x00001960
|
|
#define BNX_RPM_RC_CNTL_12_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_12_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_12 0x00001964
|
|
#define BNX_RPM_RC_CNTL_13 0x00001968
|
|
#define BNX_RPM_RC_CNTL_13_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_13_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_13 0x0000196c
|
|
#define BNX_RPM_RC_CNTL_14 0x00001970
|
|
#define BNX_RPM_RC_CNTL_14_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_14_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_14 0x00001974
|
|
#define BNX_RPM_RC_CNTL_15 0x00001978
|
|
#define BNX_RPM_RC_CNTL_15_A (0x3ffffL<<0)
|
|
#define BNX_RPM_RC_CNTL_15_B (0xfffL<<19)
|
|
|
|
#define BNX_RPM_RC_VALUE_MASK_15 0x0000197c
|
|
#define BNX_RPM_RC_CONFIG 0x00001980
|
|
#define BNX_RPM_RC_CONFIG_RULE_ENABLE (0xffffL<<0)
|
|
#define BNX_RPM_RC_CONFIG_DEF_CLASS (0x7L<<24)
|
|
|
|
#define BNX_RPM_DEBUG0 0x00001984
|
|
#define BNX_RPM_DEBUG0_FM_BCNT (0xffffL<<0)
|
|
#define BNX_RPM_DEBUG0_T_DATA_OFST_VLD (1L<<16)
|
|
#define BNX_RPM_DEBUG0_T_UDP_OFST_VLD (1L<<17)
|
|
#define BNX_RPM_DEBUG0_T_TCP_OFST_VLD (1L<<18)
|
|
#define BNX_RPM_DEBUG0_T_IP_OFST_VLD (1L<<19)
|
|
#define BNX_RPM_DEBUG0_IP_MORE_FRGMT (1L<<20)
|
|
#define BNX_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR (1L<<21)
|
|
#define BNX_RPM_DEBUG0_LLC_SNAP (1L<<22)
|
|
#define BNX_RPM_DEBUG0_FM_STARTED (1L<<23)
|
|
#define BNX_RPM_DEBUG0_DONE (1L<<24)
|
|
#define BNX_RPM_DEBUG0_WAIT_4_DONE (1L<<25)
|
|
#define BNX_RPM_DEBUG0_USE_TPBUF_CKSUM (1L<<26)
|
|
#define BNX_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM (1L<<27)
|
|
#define BNX_RPM_DEBUG0_IGNORE_VLAN (1L<<28)
|
|
#define BNX_RPM_DEBUG0_RP_ENA_ACTIVE (1L<<31)
|
|
|
|
#define BNX_RPM_DEBUG1 0x00001988
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST (0xffffL<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_IDLE (0L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL (1L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC (2L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP (4L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP (8L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_IP_START (16L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_IP (32L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_TCP (64L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_UDP (128L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_AH (256L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_ESP (512L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD (1024L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_DATA (2048L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY (0x2000L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT (0x4000L<<0)
|
|
#define BNX_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT (0x8000L<<0)
|
|
#define BNX_RPM_DEBUG1_HDR_BCNT (0x7ffL<<16)
|
|
#define BNX_RPM_DEBUG1_UNKNOWN_ETYPE_D (1L<<28)
|
|
#define BNX_RPM_DEBUG1_VLAN_REMOVED_D2 (1L<<29)
|
|
#define BNX_RPM_DEBUG1_VLAN_REMOVED_D1 (1L<<30)
|
|
#define BNX_RPM_DEBUG1_EOF_0XTRA_WD (1L<<31)
|
|
|
|
#define BNX_RPM_DEBUG2 0x0000198c
|
|
#define BNX_RPM_DEBUG2_CMD_HIT_VEC (0xffffL<<0)
|
|
#define BNX_RPM_DEBUG2_IP_BCNT (0xffL<<16)
|
|
#define BNX_RPM_DEBUG2_THIS_CMD_M4 (1L<<24)
|
|
#define BNX_RPM_DEBUG2_THIS_CMD_M3 (1L<<25)
|
|
#define BNX_RPM_DEBUG2_THIS_CMD_M2 (1L<<26)
|
|
#define BNX_RPM_DEBUG2_THIS_CMD_M1 (1L<<27)
|
|
#define BNX_RPM_DEBUG2_IPIPE_EMPTY (1L<<28)
|
|
#define BNX_RPM_DEBUG2_FM_DISCARD (1L<<29)
|
|
#define BNX_RPM_DEBUG2_LAST_RULE_IN_FM_D2 (1L<<30)
|
|
#define BNX_RPM_DEBUG2_LAST_RULE_IN_FM_D1 (1L<<31)
|
|
|
|
#define BNX_RPM_DEBUG3 0x00001990
|
|
#define BNX_RPM_DEBUG3_AVAIL_MBUF_PTR (0x1ffL<<0)
|
|
#define BNX_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT (1L<<9)
|
|
#define BNX_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT (1L<<10)
|
|
#define BNX_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT (1L<<11)
|
|
#define BNX_RPM_DEBUG3_RDE_RBUF_FREE_REQ (1L<<12)
|
|
#define BNX_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ (1L<<13)
|
|
#define BNX_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL (1L<<14)
|
|
#define BNX_RPM_DEBUG3_RBUF_RDE_SOF_DROP (1L<<15)
|
|
#define BNX_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT (0xfL<<16)
|
|
#define BNX_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL (1L<<21)
|
|
#define BNX_RPM_DEBUG3_DROP_NXT_VLD (1L<<22)
|
|
#define BNX_RPM_DEBUG3_DROP_NXT (1L<<23)
|
|
#define BNX_RPM_DEBUG3_FTQ_FSM (0x3L<<24)
|
|
#define BNX_RPM_DEBUG3_FTQ_FSM_IDLE (0x0L<<24)
|
|
#define BNX_RPM_DEBUG3_FTQ_FSM_WAIT_ACK (0x1L<<24)
|
|
#define BNX_RPM_DEBUG3_FTQ_FSM_WAIT_FREE (0x2L<<24)
|
|
#define BNX_RPM_DEBUG3_MBWRITE_FSM (0x3L<<26)
|
|
#define BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF (0x0L<<26)
|
|
#define BNX_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF (0x1L<<26)
|
|
#define BNX_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA (0x2L<<26)
|
|
#define BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA (0x3L<<26)
|
|
#define BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF (0x4L<<26)
|
|
#define BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK (0x5L<<26)
|
|
#define BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD (0x6L<<26)
|
|
#define BNX_RPM_DEBUG3_MBWRITE_FSM_DONE (0x7L<<26)
|
|
#define BNX_RPM_DEBUG3_MBFREE_FSM (1L<<29)
|
|
#define BNX_RPM_DEBUG3_MBFREE_FSM_IDLE (0L<<29)
|
|
#define BNX_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK (1L<<29)
|
|
#define BNX_RPM_DEBUG3_MBALLOC_FSM (1L<<30)
|
|
#define BNX_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF (0x0L<<30)
|
|
#define BNX_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF (0x1L<<30)
|
|
#define BNX_RPM_DEBUG3_CCODE_EOF_ERROR (1L<<31)
|
|
|
|
#define BNX_RPM_DEBUG4 0x00001994
|
|
#define BNX_RPM_DEBUG4_DFSM_MBUF_CLUSTER (0x1ffffffL<<0)
|
|
#define BNX_RPM_DEBUG4_DFIFO_CUR_CCODE (0x7L<<25)
|
|
#define BNX_RPM_DEBUG4_MBWRITE_FSM (0x7L<<28)
|
|
#define BNX_RPM_DEBUG4_DFIFO_EMPTY (1L<<31)
|
|
|
|
#define BNX_RPM_DEBUG5 0x00001998
|
|
#define BNX_RPM_DEBUG5_RDROP_WPTR (0x1fL<<0)
|
|
#define BNX_RPM_DEBUG5_RDROP_ACPI_RPTR (0x1fL<<5)
|
|
#define BNX_RPM_DEBUG5_RDROP_MC_RPTR (0x1fL<<10)
|
|
#define BNX_RPM_DEBUG5_RDROP_RC_RPTR (0x1fL<<15)
|
|
#define BNX_RPM_DEBUG5_RDROP_ACPI_EMPTY (1L<<20)
|
|
#define BNX_RPM_DEBUG5_RDROP_MC_EMPTY (1L<<21)
|
|
#define BNX_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR (1L<<22)
|
|
#define BNX_RPM_DEBUG5_HOLDREG_WOL_DROP_INT (1L<<23)
|
|
#define BNX_RPM_DEBUG5_HOLDREG_DISCARD (1L<<24)
|
|
#define BNX_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL (1L<<25)
|
|
#define BNX_RPM_DEBUG5_HOLDREG_MC_EMPTY (1L<<26)
|
|
#define BNX_RPM_DEBUG5_HOLDREG_RC_EMPTY (1L<<27)
|
|
#define BNX_RPM_DEBUG5_HOLDREG_FC_EMPTY (1L<<28)
|
|
#define BNX_RPM_DEBUG5_HOLDREG_ACPI_EMPTY (1L<<29)
|
|
#define BNX_RPM_DEBUG5_HOLDREG_FULL_T (1L<<30)
|
|
#define BNX_RPM_DEBUG5_HOLDREG_RD (1L<<31)
|
|
|
|
#define BNX_RPM_DEBUG6 0x0000199c
|
|
#define BNX_RPM_DEBUG6_ACPI_VEC (0xffffL<<0)
|
|
#define BNX_RPM_DEBUG6_VEC (0xffffL<<16)
|
|
|
|
#define BNX_RPM_DEBUG7 0x000019a0
|
|
#define BNX_RPM_DEBUG7_RPM_DBG7_LAST_CRC (0xffffffffL<<0)
|
|
|
|
#define BNX_RPM_DEBUG8 0x000019a4
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM (0xfL<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_IDLE (0L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR (1L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR (2L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR (3L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF (4L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA (5L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR (6L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR (7L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR (8L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR (9L<<0)
|
|
#define BNX_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF (10L<<0)
|
|
#define BNX_RPM_DEBUG8_COMPARE_AT_W0 (1L<<4)
|
|
#define BNX_RPM_DEBUG8_COMPARE_AT_W3_DATA (1L<<5)
|
|
#define BNX_RPM_DEBUG8_COMPARE_AT_SOF_WAIT (1L<<6)
|
|
#define BNX_RPM_DEBUG8_COMPARE_AT_SOF_W3 (1L<<7)
|
|
#define BNX_RPM_DEBUG8_COMPARE_AT_SOF_W2 (1L<<8)
|
|
#define BNX_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES (1L<<9)
|
|
#define BNX_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES (1L<<10)
|
|
#define BNX_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES (1L<<11)
|
|
#define BNX_RPM_DEBUG8_EOF_DET (1L<<12)
|
|
#define BNX_RPM_DEBUG8_SOF_DET (1L<<13)
|
|
#define BNX_RPM_DEBUG8_WAIT_4_SOF (1L<<14)
|
|
#define BNX_RPM_DEBUG8_ALL_DONE (1L<<15)
|
|
#define BNX_RPM_DEBUG8_THBUF_ADDR (0x7fL<<16)
|
|
#define BNX_RPM_DEBUG8_BYTE_CTR (0xffL<<24)
|
|
|
|
#define BNX_RPM_DEBUG9 0x000019a8
|
|
#define BNX_RPM_DEBUG9_OUTFIFO_COUNT (0x7L<<0)
|
|
#define BNX_RPM_DEBUG9_RDE_ACPI_RDY (1L<<3)
|
|
#define BNX_RPM_DEBUG9_VLD_RD_ENTRY_CT (0x7L<<4)
|
|
#define BNX_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED (1L<<28)
|
|
#define BNX_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED (1L<<29)
|
|
#define BNX_RPM_DEBUG9_ACPI_MATCH_INT (1L<<30)
|
|
#define BNX_RPM_DEBUG9_ACPI_ENABLE_SYN (1L<<31)
|
|
|
|
#define BNX_RPM_ACPI_DBG_BUF_W00 0x000019c0
|
|
#define BNX_RPM_ACPI_DBG_BUF_W01 0x000019c4
|
|
#define BNX_RPM_ACPI_DBG_BUF_W02 0x000019c8
|
|
#define BNX_RPM_ACPI_DBG_BUF_W03 0x000019cc
|
|
#define BNX_RPM_ACPI_DBG_BUF_W10 0x000019d0
|
|
#define BNX_RPM_ACPI_DBG_BUF_W11 0x000019d4
|
|
#define BNX_RPM_ACPI_DBG_BUF_W12 0x000019d8
|
|
#define BNX_RPM_ACPI_DBG_BUF_W13 0x000019dc
|
|
#define BNX_RPM_ACPI_DBG_BUF_W20 0x000019e0
|
|
#define BNX_RPM_ACPI_DBG_BUF_W21 0x000019e4
|
|
#define BNX_RPM_ACPI_DBG_BUF_W22 0x000019e8
|
|
#define BNX_RPM_ACPI_DBG_BUF_W23 0x000019ec
|
|
#define BNX_RPM_ACPI_DBG_BUF_W30 0x000019f0
|
|
#define BNX_RPM_ACPI_DBG_BUF_W31 0x000019f4
|
|
#define BNX_RPM_ACPI_DBG_BUF_W32 0x000019f8
|
|
#define BNX_RPM_ACPI_DBG_BUF_W33 0x000019fc
|
|
|
|
|
|
/*
|
|
* rbuf_reg definition
|
|
* offset: 0x200000
|
|
*/
|
|
#define BNX_RBUF_COMMAND 0x00200000
|
|
#define BNX_RBUF_COMMAND_ENABLED (1L<<0)
|
|
#define BNX_RBUF_COMMAND_FREE_INIT (1L<<1)
|
|
#define BNX_RBUF_COMMAND_RAM_INIT (1L<<2)
|
|
#define BNX_RBUF_COMMAND_OVER_FREE (1L<<4)
|
|
#define BNX_RBUF_COMMAND_ALLOC_REQ (1L<<5)
|
|
|
|
#define BNX_RBUF_STATUS1 0x00200004
|
|
#define BNX_RBUF_STATUS1_FREE_COUNT (0x3ffL<<0)
|
|
|
|
#define BNX_RBUF_STATUS2 0x00200008
|
|
#define BNX_RBUF_STATUS2_FREE_TAIL (0x3ffL<<0)
|
|
#define BNX_RBUF_STATUS2_FREE_HEAD (0x3ffL<<16)
|
|
|
|
#define BNX_RBUF_CONFIG 0x0020000c
|
|
#define BNX_RBUF_CONFIG_XOFF_TRIP (0x3ffL<<0)
|
|
#define BNX_RBUF_CONFIG_XON_TRIP (0x3ffL<<16)
|
|
|
|
#define BNX_RBUF_FW_BUF_ALLOC 0x00200010
|
|
#define BNX_RBUF_FW_BUF_ALLOC_VALUE (0x1ffL<<7)
|
|
|
|
#define BNX_RBUF_FW_BUF_FREE 0x00200014
|
|
#define BNX_RBUF_FW_BUF_FREE_COUNT (0x7fL<<0)
|
|
#define BNX_RBUF_FW_BUF_FREE_TAIL (0x1ffL<<7)
|
|
#define BNX_RBUF_FW_BUF_FREE_HEAD (0x1ffL<<16)
|
|
|
|
#define BNX_RBUF_FW_BUF_SEL 0x00200018
|
|
#define BNX_RBUF_FW_BUF_SEL_COUNT (0x7fL<<0)
|
|
#define BNX_RBUF_FW_BUF_SEL_TAIL (0x1ffL<<7)
|
|
#define BNX_RBUF_FW_BUF_SEL_HEAD (0x1ffL<<16)
|
|
|
|
#define BNX_RBUF_CONFIG2 0x0020001c
|
|
#define BNX_RBUF_CONFIG2_MAC_DROP_TRIP (0x3ffL<<0)
|
|
#define BNX_RBUF_CONFIG2_MAC_KEEP_TRIP (0x3ffL<<16)
|
|
|
|
#define BNX_RBUF_CONFIG3 0x00200020
|
|
#define BNX_RBUF_CONFIG3_CU_DROP_TRIP (0x3ffL<<0)
|
|
#define BNX_RBUF_CONFIG3_CU_KEEP_TRIP (0x3ffL<<16)
|
|
|
|
#define BNX_RBUF_PKT_DATA 0x00208000
|
|
#define BNX_RBUF_CLIST_DATA 0x00210000
|
|
#define BNX_RBUF_BUF_DATA 0x00220000
|
|
|
|
|
|
/*
|
|
* rv2p_reg definition
|
|
* offset: 0x2800
|
|
*/
|
|
#define BNX_RV2P_COMMAND 0x00002800
|
|
#define BNX_RV2P_COMMAND_ENABLED (1L<<0)
|
|
#define BNX_RV2P_COMMAND_PROC1_INTRPT (1L<<1)
|
|
#define BNX_RV2P_COMMAND_PROC2_INTRPT (1L<<2)
|
|
#define BNX_RV2P_COMMAND_ABORT0 (1L<<4)
|
|
#define BNX_RV2P_COMMAND_ABORT1 (1L<<5)
|
|
#define BNX_RV2P_COMMAND_ABORT2 (1L<<6)
|
|
#define BNX_RV2P_COMMAND_ABORT3 (1L<<7)
|
|
#define BNX_RV2P_COMMAND_ABORT4 (1L<<8)
|
|
#define BNX_RV2P_COMMAND_ABORT5 (1L<<9)
|
|
#define BNX_RV2P_COMMAND_PROC1_RESET (1L<<16)
|
|
#define BNX_RV2P_COMMAND_PROC2_RESET (1L<<17)
|
|
#define BNX_RV2P_COMMAND_CTXIF_RESET (1L<<18)
|
|
|
|
#define BNX_RV2P_STATUS 0x00002804
|
|
#define BNX_RV2P_STATUS_ALWAYS_0 (1L<<0)
|
|
#define BNX_RV2P_STATUS_RV2P_GEN_STAT0_CNT (1L<<8)
|
|
#define BNX_RV2P_STATUS_RV2P_GEN_STAT1_CNT (1L<<9)
|
|
#define BNX_RV2P_STATUS_RV2P_GEN_STAT2_CNT (1L<<10)
|
|
#define BNX_RV2P_STATUS_RV2P_GEN_STAT3_CNT (1L<<11)
|
|
#define BNX_RV2P_STATUS_RV2P_GEN_STAT4_CNT (1L<<12)
|
|
#define BNX_RV2P_STATUS_RV2P_GEN_STAT5_CNT (1L<<13)
|
|
|
|
#define BNX_RV2P_CONFIG 0x00002808
|
|
#define BNX_RV2P_CONFIG_STALL_PROC1 (1L<<0)
|
|
#define BNX_RV2P_CONFIG_STALL_PROC2 (1L<<1)
|
|
#define BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT0 (1L<<8)
|
|
#define BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT1 (1L<<9)
|
|
#define BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT2 (1L<<10)
|
|
#define BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT3 (1L<<11)
|
|
#define BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT4 (1L<<12)
|
|
#define BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT5 (1L<<13)
|
|
#define BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT0 (1L<<16)
|
|
#define BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT1 (1L<<17)
|
|
#define BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT2 (1L<<18)
|
|
#define BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT3 (1L<<19)
|
|
#define BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT4 (1L<<20)
|
|
#define BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT5 (1L<<21)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE (0xfL<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_256 (0L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_512 (1L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_1K (2L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_2K (3L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_4K (4L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_8K (5L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_16K (6L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_32K (7L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_64K (8L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_128K (9L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_256K (10L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_512K (11L<<24)
|
|
#define BNX_RV2P_CONFIG_PAGE_SIZE_1M (12L<<24)
|
|
|
|
#define BNX_RV2P_GEN_BFR_ADDR_0 0x00002810
|
|
#define BNX_RV2P_GEN_BFR_ADDR_0_VALUE (0xffffL<<16)
|
|
|
|
#define BNX_RV2P_GEN_BFR_ADDR_1 0x00002814
|
|
#define BNX_RV2P_GEN_BFR_ADDR_1_VALUE (0xffffL<<16)
|
|
|
|
#define BNX_RV2P_GEN_BFR_ADDR_2 0x00002818
|
|
#define BNX_RV2P_GEN_BFR_ADDR_2_VALUE (0xffffL<<16)
|
|
|
|
#define BNX_RV2P_GEN_BFR_ADDR_3 0x0000281c
|
|
#define BNX_RV2P_GEN_BFR_ADDR_3_VALUE (0xffffL<<16)
|
|
|
|
#define BNX_RV2P_INSTR_HIGH 0x00002830
|
|
#define BNX_RV2P_INSTR_HIGH_HIGH (0x1fL<<0)
|
|
|
|
#define BNX_RV2P_INSTR_LOW 0x00002834
|
|
#define BNX_RV2P_PROC1_ADDR_CMD 0x00002838
|
|
#define BNX_RV2P_PROC1_ADDR_CMD_ADD (0x3ffL<<0)
|
|
#define BNX_RV2P_PROC1_ADDR_CMD_RDWR (1L<<31)
|
|
|
|
#define BNX_RV2P_PROC2_ADDR_CMD 0x0000283c
|
|
#define BNX_RV2P_PROC2_ADDR_CMD_ADD (0x3ffL<<0)
|
|
#define BNX_RV2P_PROC2_ADDR_CMD_RDWR (1L<<31)
|
|
|
|
#define BNX_RV2P_PROC1_GRC_DEBUG 0x00002840
|
|
#define BNX_RV2P_PROC2_GRC_DEBUG 0x00002844
|
|
#define BNX_RV2P_GRC_PROC_DEBUG 0x00002848
|
|
#define BNX_RV2P_DEBUG_VECT_PEEK 0x0000284c
|
|
#define BNX_RV2P_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
|
|
#define BNX_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
|
|
#define BNX_RV2P_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
|
|
#define BNX_RV2P_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
|
|
#define BNX_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
|
|
#define BNX_RV2P_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
|
|
|
|
#define BNX_RV2P_PFTQ_DATA 0x00002b40
|
|
#define BNX_RV2P_PFTQ_CMD 0x00002b78
|
|
#define BNX_RV2P_PFTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_RV2P_PFTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_RV2P_PFTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_RV2P_PFTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_RV2P_PFTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_RV2P_PFTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_RV2P_PFTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_RV2P_PFTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_RV2P_PFTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_RV2P_PFTQ_CMD_POP (1L<<30)
|
|
#define BNX_RV2P_PFTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_RV2P_PFTQ_CTL 0x00002b7c
|
|
#define BNX_RV2P_PFTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_RV2P_PFTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_RV2P_PFTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_RV2P_PFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_RV2P_PFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_RV2P_TFTQ_DATA 0x00002b80
|
|
#define BNX_RV2P_TFTQ_CMD 0x00002bb8
|
|
#define BNX_RV2P_TFTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_RV2P_TFTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_RV2P_TFTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_RV2P_TFTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_RV2P_TFTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_RV2P_TFTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_RV2P_TFTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_RV2P_TFTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_RV2P_TFTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_RV2P_TFTQ_CMD_POP (1L<<30)
|
|
#define BNX_RV2P_TFTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_RV2P_TFTQ_CTL 0x00002bbc
|
|
#define BNX_RV2P_TFTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_RV2P_TFTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_RV2P_TFTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_RV2P_TFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_RV2P_TFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_RV2P_MFTQ_DATA 0x00002bc0
|
|
#define BNX_RV2P_MFTQ_CMD 0x00002bf8
|
|
#define BNX_RV2P_MFTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_RV2P_MFTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_RV2P_MFTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_RV2P_MFTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_RV2P_MFTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_RV2P_MFTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_RV2P_MFTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_RV2P_MFTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_RV2P_MFTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_RV2P_MFTQ_CMD_POP (1L<<30)
|
|
#define BNX_RV2P_MFTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_RV2P_MFTQ_CTL 0x00002bfc
|
|
#define BNX_RV2P_MFTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_RV2P_MFTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_RV2P_MFTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_RV2P_MFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_RV2P_MFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
|
|
|
|
/*
|
|
* mq_reg definition
|
|
* offset: 0x3c00
|
|
*/
|
|
#define BNX_MQ_COMMAND 0x00003c00
|
|
#define BNX_MQ_COMMAND_ENABLED (1L<<0)
|
|
#define BNX_MQ_COMMAND_OVERFLOW (1L<<4)
|
|
#define BNX_MQ_COMMAND_WR_ERROR (1L<<5)
|
|
#define BNX_MQ_COMMAND_RD_ERROR (1L<<6)
|
|
|
|
#define BNX_MQ_STATUS 0x00003c04
|
|
#define BNX_MQ_STATUS_CTX_ACCESS_STAT (1L<<16)
|
|
#define BNX_MQ_STATUS_CTX_ACCESS64_STAT (1L<<17)
|
|
#define BNX_MQ_STATUS_PCI_STALL_STAT (1L<<18)
|
|
|
|
#define BNX_MQ_CONFIG 0x00003c08
|
|
#define BNX_MQ_CONFIG_TX_HIGH_PRI (1L<<0)
|
|
#define BNX_MQ_CONFIG_HALT_DIS (1L<<1)
|
|
#define BNX_MQ_CONFIG_BIN_MQ_MODE (1L<<2)
|
|
#define BNX_MQ_CONFIG_DIS_IDB_DROP (1L<<3)
|
|
#define BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE (0x7L<<4)
|
|
#define BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_256 (0L<<4)
|
|
#define BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_512 (1L<<4)
|
|
#define BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K (2L<<4)
|
|
#define BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K (3L<<4)
|
|
#define BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K (4L<<4)
|
|
#define BNX_MQ_CONFIG_MAX_DEPTH (0x7fL<<8)
|
|
#define BNX_MQ_CONFIG_CUR_DEPTH (0x7fL<<20)
|
|
|
|
|
|
#define BNX_MQ_ENQUEUE1 0x00003c0c
|
|
#define BNX_MQ_ENQUEUE1_OFFSET (0x3fL<<2)
|
|
#define BNX_MQ_ENQUEUE1_CID (0x3fffL<<8)
|
|
#define BNX_MQ_ENQUEUE1_BYTE_MASK (0xfL<<24)
|
|
#define BNX_MQ_ENQUEUE1_KNL_MODE (1L<<28)
|
|
|
|
#define BNX_MQ_ENQUEUE2 0x00003c10
|
|
#define BNX_MQ_BAD_WR_ADDR 0x00003c14
|
|
#define BNX_MQ_BAD_RD_ADDR 0x00003c18
|
|
#define BNX_MQ_KNL_BYP_WIND_START 0x00003c1c
|
|
#define BNX_MQ_KNL_BYP_WIND_START_VALUE (0xfffffL<<12)
|
|
|
|
#define BNX_MQ_KNL_WIND_END 0x00003c20
|
|
#define BNX_MQ_KNL_WIND_END_VALUE (0xffffffL<<8)
|
|
|
|
#define BNX_MQ_KNL_WRITE_MASK1 0x00003c24
|
|
#define BNX_MQ_KNL_TX_MASK1 0x00003c28
|
|
#define BNX_MQ_KNL_CMD_MASK1 0x00003c2c
|
|
#define BNX_MQ_KNL_COND_ENQUEUE_MASK1 0x00003c30
|
|
#define BNX_MQ_KNL_RX_V2P_MASK1 0x00003c34
|
|
#define BNX_MQ_KNL_WRITE_MASK2 0x00003c38
|
|
#define BNX_MQ_KNL_TX_MASK2 0x00003c3c
|
|
#define BNX_MQ_KNL_CMD_MASK2 0x00003c40
|
|
#define BNX_MQ_KNL_COND_ENQUEUE_MASK2 0x00003c44
|
|
#define BNX_MQ_KNL_RX_V2P_MASK2 0x00003c48
|
|
#define BNX_MQ_KNL_BYP_WRITE_MASK1 0x00003c4c
|
|
#define BNX_MQ_KNL_BYP_TX_MASK1 0x00003c50
|
|
#define BNX_MQ_KNL_BYP_CMD_MASK1 0x00003c54
|
|
#define BNX_MQ_KNL_BYP_COND_ENQUEUE_MASK1 0x00003c58
|
|
#define BNX_MQ_KNL_BYP_RX_V2P_MASK1 0x00003c5c
|
|
#define BNX_MQ_KNL_BYP_WRITE_MASK2 0x00003c60
|
|
#define BNX_MQ_KNL_BYP_TX_MASK2 0x00003c64
|
|
#define BNX_MQ_KNL_BYP_CMD_MASK2 0x00003c68
|
|
#define BNX_MQ_KNL_BYP_COND_ENQUEUE_MASK2 0x00003c6c
|
|
#define BNX_MQ_KNL_BYP_RX_V2P_MASK2 0x00003c70
|
|
#define BNX_MQ_MEM_WR_ADDR 0x00003c74
|
|
#define BNX_MQ_MEM_WR_ADDR_VALUE (0x3fL<<0)
|
|
|
|
#define BNX_MQ_MEM_WR_DATA0 0x00003c78
|
|
#define BNX_MQ_MEM_WR_DATA0_VALUE (0xffffffffL<<0)
|
|
|
|
#define BNX_MQ_MEM_WR_DATA1 0x00003c7c
|
|
#define BNX_MQ_MEM_WR_DATA1_VALUE (0xffffffffL<<0)
|
|
|
|
#define BNX_MQ_MEM_WR_DATA2 0x00003c80
|
|
#define BNX_MQ_MEM_WR_DATA2_VALUE (0x3fffffffL<<0)
|
|
|
|
#define BNX_MQ_MEM_RD_ADDR 0x00003c84
|
|
#define BNX_MQ_MEM_RD_ADDR_VALUE (0x3fL<<0)
|
|
|
|
#define BNX_MQ_MEM_RD_DATA0 0x00003c88
|
|
#define BNX_MQ_MEM_RD_DATA0_VALUE (0xffffffffL<<0)
|
|
|
|
#define BNX_MQ_MEM_RD_DATA1 0x00003c8c
|
|
#define BNX_MQ_MEM_RD_DATA1_VALUE (0xffffffffL<<0)
|
|
|
|
#define BNX_MQ_MEM_RD_DATA2 0x00003c90
|
|
#define BNX_MQ_MEM_RD_DATA2_VALUE (0x3fffffffL<<0)
|
|
|
|
#define BNX_MQ_MAP_L2_5 0x00003d34
|
|
#define BNX_MQ_MAP_L2_5_MQ_OFFSET (0xffL<<0)
|
|
#define BNX_MQ_MAP_L2_5_SZ (0x3L<<8)
|
|
#define BNX_MQ_MAP_L2_5_CTX_OFFSET (0x2ffL<<10)
|
|
#define BNX_MQ_MAP_L2_5_BIN_OFFSET (0x7L<<23)
|
|
#define BNX_MQ_MAP_L2_5_ARM (0x3L<<26)
|
|
#define BNX_MQ_MAP_L2_5_ENA (0x1L<<31)
|
|
#define BNX_MQ_MAP_L2_5_DEFAULT 0x83000b08
|
|
|
|
/*
|
|
* tbdr_reg definition
|
|
* offset: 0x5000
|
|
*/
|
|
#define BNX_TBDR_COMMAND 0x00005000
|
|
#define BNX_TBDR_COMMAND_ENABLE (1L<<0)
|
|
#define BNX_TBDR_COMMAND_SOFT_RST (1L<<1)
|
|
#define BNX_TBDR_COMMAND_MSTR_ABORT (1L<<4)
|
|
|
|
#define BNX_TBDR_STATUS 0x00005004
|
|
#define BNX_TBDR_STATUS_DMA_WAIT (1L<<0)
|
|
#define BNX_TBDR_STATUS_FTQ_WAIT (1L<<1)
|
|
#define BNX_TBDR_STATUS_FIFO_OVERFLOW (1L<<2)
|
|
#define BNX_TBDR_STATUS_FIFO_UNDERFLOW (1L<<3)
|
|
#define BNX_TBDR_STATUS_SEARCHMISS_ERROR (1L<<4)
|
|
#define BNX_TBDR_STATUS_FTQ_ENTRY_CNT (1L<<5)
|
|
#define BNX_TBDR_STATUS_BURST_CNT (1L<<6)
|
|
|
|
#define BNX_TBDR_CONFIG 0x00005008
|
|
#define BNX_TBDR_CONFIG_MAX_BDS (0xffL<<0)
|
|
#define BNX_TBDR_CONFIG_SWAP_MODE (1L<<8)
|
|
#define BNX_TBDR_CONFIG_PRIORITY (1L<<9)
|
|
#define BNX_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS (1L<<10)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE (0xfL<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_256 (0L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_512 (1L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_1K (2L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_2K (3L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_4K (4L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_8K (5L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_16K (6L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_32K (7L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_64K (8L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_128K (9L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_256K (10L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_512K (11L<<24)
|
|
#define BNX_TBDR_CONFIG_PAGE_SIZE_1M (12L<<24)
|
|
|
|
#define BNX_TBDR_DEBUG_VECT_PEEK 0x0000500c
|
|
#define BNX_TBDR_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
|
|
#define BNX_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
|
|
#define BNX_TBDR_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
|
|
#define BNX_TBDR_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
|
|
#define BNX_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
|
|
#define BNX_TBDR_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
|
|
|
|
#define BNX_TBDR_FTQ_DATA 0x000053c0
|
|
#define BNX_TBDR_FTQ_CMD 0x000053f8
|
|
#define BNX_TBDR_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_TBDR_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_TBDR_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_TBDR_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_TBDR_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_TBDR_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_TBDR_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_TBDR_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_TBDR_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_TBDR_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_TBDR_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_TBDR_FTQ_CTL 0x000053fc
|
|
#define BNX_TBDR_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_TBDR_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_TBDR_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_TBDR_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_TBDR_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
|
|
|
|
/*
|
|
* tdma_reg definition
|
|
* offset: 0x5c00
|
|
*/
|
|
#define BNX_TDMA_COMMAND 0x00005c00
|
|
#define BNX_TDMA_COMMAND_ENABLED (1L<<0)
|
|
#define BNX_TDMA_COMMAND_MASTER_ABORT (1L<<4)
|
|
#define BNX_TDMA_COMMAND_BAD_L2_LENGTH_ABORT (1L<<7)
|
|
|
|
#define BNX_TDMA_STATUS 0x00005c04
|
|
#define BNX_TDMA_STATUS_DMA_WAIT (1L<<0)
|
|
#define BNX_TDMA_STATUS_PAYLOAD_WAIT (1L<<1)
|
|
#define BNX_TDMA_STATUS_PATCH_FTQ_WAIT (1L<<2)
|
|
#define BNX_TDMA_STATUS_LOCK_WAIT (1L<<3)
|
|
#define BNX_TDMA_STATUS_FTQ_ENTRY_CNT (1L<<16)
|
|
#define BNX_TDMA_STATUS_BURST_CNT (1L<<17)
|
|
|
|
#define BNX_TDMA_CONFIG 0x00005c08
|
|
#define BNX_TDMA_CONFIG_ONE_DMA (1L<<0)
|
|
#define BNX_TDMA_CONFIG_ONE_RECORD (1L<<1)
|
|
#define BNX_TDMA_CONFIG_LIMIT_SZ (0xfL<<4)
|
|
#define BNX_TDMA_CONFIG_LIMIT_SZ_64 (0L<<4)
|
|
#define BNX_TDMA_CONFIG_LIMIT_SZ_128 (0x4L<<4)
|
|
#define BNX_TDMA_CONFIG_LIMIT_SZ_256 (0x6L<<4)
|
|
#define BNX_TDMA_CONFIG_LIMIT_SZ_512 (0x8L<<4)
|
|
#define BNX_TDMA_CONFIG_LINE_SZ (0xfL<<8)
|
|
#define BNX_TDMA_CONFIG_LINE_SZ_64 (0L<<8)
|
|
#define BNX_TDMA_CONFIG_LINE_SZ_128 (4L<<8)
|
|
#define BNX_TDMA_CONFIG_LINE_SZ_256 (6L<<8)
|
|
#define BNX_TDMA_CONFIG_LINE_SZ_512 (8L<<8)
|
|
#define BNX_TDMA_CONFIG_ALIGN_ENA (1L<<15)
|
|
#define BNX_TDMA_CONFIG_CHK_L2_BD (1L<<16)
|
|
#define BNX_TDMA_CONFIG_FIFO_CMP (0xfL<<20)
|
|
|
|
#define BNX_TDMA_PAYLOAD_PROD 0x00005c0c
|
|
#define BNX_TDMA_PAYLOAD_PROD_VALUE (0x1fffL<<3)
|
|
|
|
#define BNX_TDMA_DBG_WATCHDOG 0x00005c10
|
|
#define BNX_TDMA_DBG_TRIGGER 0x00005c14
|
|
#define BNX_TDMA_DMAD_FSM 0x00005c80
|
|
#define BNX_TDMA_DMAD_FSM_BD_INVLD (1L<<0)
|
|
#define BNX_TDMA_DMAD_FSM_PUSH (0xfL<<4)
|
|
#define BNX_TDMA_DMAD_FSM_ARB_TBDC (0x3L<<8)
|
|
#define BNX_TDMA_DMAD_FSM_ARB_CTX (1L<<12)
|
|
#define BNX_TDMA_DMAD_FSM_DR_INTF (1L<<16)
|
|
#define BNX_TDMA_DMAD_FSM_DMAD (0x7L<<20)
|
|
#define BNX_TDMA_DMAD_FSM_BD (0xfL<<24)
|
|
|
|
#define BNX_TDMA_DMAD_STATUS 0x00005c84
|
|
#define BNX_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY (0x3L<<0)
|
|
#define BNX_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY (0x3L<<4)
|
|
#define BNX_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY (0x3L<<8)
|
|
#define BNX_TDMA_DMAD_STATUS_IFTQ_ENUM (0xfL<<12)
|
|
|
|
#define BNX_TDMA_DR_INTF_FSM 0x00005c88
|
|
#define BNX_TDMA_DR_INTF_FSM_L2_COMP (0x3L<<0)
|
|
#define BNX_TDMA_DR_INTF_FSM_TPATQ (0x7L<<4)
|
|
#define BNX_TDMA_DR_INTF_FSM_TPBUF (0x3L<<8)
|
|
#define BNX_TDMA_DR_INTF_FSM_DR_BUF (0x7L<<12)
|
|
#define BNX_TDMA_DR_INTF_FSM_DMAD (0x7L<<16)
|
|
|
|
#define BNX_TDMA_DR_INTF_STATUS 0x00005c8c
|
|
#define BNX_TDMA_DR_INTF_STATUS_HOLE_PHASE (0x7L<<0)
|
|
#define BNX_TDMA_DR_INTF_STATUS_DATA_AVAIL (0x3L<<4)
|
|
#define BNX_TDMA_DR_INTF_STATUS_SHIFT_ADDR (0x7L<<8)
|
|
#define BNX_TDMA_DR_INTF_STATUS_NXT_PNTR (0xfL<<12)
|
|
#define BNX_TDMA_DR_INTF_STATUS_BYTE_COUNT (0x7L<<16)
|
|
|
|
#define BNX_TDMA_FTQ_DATA 0x00005fc0
|
|
#define BNX_TDMA_FTQ_CMD 0x00005ff8
|
|
#define BNX_TDMA_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_TDMA_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_TDMA_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_TDMA_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_TDMA_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_TDMA_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_TDMA_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_TDMA_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_TDMA_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_TDMA_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_TDMA_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_TDMA_FTQ_CTL 0x00005ffc
|
|
#define BNX_TDMA_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_TDMA_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_TDMA_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_TDMA_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_TDMA_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
|
|
|
|
/*
|
|
* hc_reg definition
|
|
* offset: 0x6800
|
|
*/
|
|
#define BNX_HC_COMMAND 0x00006800
|
|
#define BNX_HC_COMMAND_ENABLE (1L<<0)
|
|
#define BNX_HC_COMMAND_SKIP_ABORT (1L<<4)
|
|
#define BNX_HC_COMMAND_COAL_NOW (1L<<16)
|
|
#define BNX_HC_COMMAND_COAL_NOW_WO_INT (1L<<17)
|
|
#define BNX_HC_COMMAND_STATS_NOW (1L<<18)
|
|
#define BNX_HC_COMMAND_FORCE_INT (0x3L<<19)
|
|
#define BNX_HC_COMMAND_FORCE_INT_NULL (0L<<19)
|
|
#define BNX_HC_COMMAND_FORCE_INT_HIGH (1L<<19)
|
|
#define BNX_HC_COMMAND_FORCE_INT_LOW (2L<<19)
|
|
#define BNX_HC_COMMAND_FORCE_INT_FREE (3L<<19)
|
|
#define BNX_HC_COMMAND_CLR_STAT_NOW (1L<<21)
|
|
|
|
#define BNX_HC_STATUS 0x00006804
|
|
#define BNX_HC_STATUS_MASTER_ABORT (1L<<0)
|
|
#define BNX_HC_STATUS_PARITY_ERROR_STATE (1L<<1)
|
|
#define BNX_HC_STATUS_PCI_CLK_CNT_STAT (1L<<16)
|
|
#define BNX_HC_STATUS_CORE_CLK_CNT_STAT (1L<<17)
|
|
#define BNX_HC_STATUS_NUM_STATUS_BLOCKS_STAT (1L<<18)
|
|
#define BNX_HC_STATUS_NUM_INT_GEN_STAT (1L<<19)
|
|
#define BNX_HC_STATUS_NUM_INT_MBOX_WR_STAT (1L<<20)
|
|
#define BNX_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT (1L<<23)
|
|
#define BNX_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT (1L<<24)
|
|
#define BNX_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT (1L<<25)
|
|
|
|
#define BNX_HC_CONFIG 0x00006808
|
|
#define BNX_HC_CONFIG_COLLECT_STATS (1L<<0)
|
|
#define BNX_HC_CONFIG_RX_TMR_MODE (1L<<1)
|
|
#define BNX_HC_CONFIG_TX_TMR_MODE (1L<<2)
|
|
#define BNX_HC_CONFIG_COM_TMR_MODE (1L<<3)
|
|
#define BNX_HC_CONFIG_CMD_TMR_MODE (1L<<4)
|
|
#define BNX_HC_CONFIG_STATISTIC_PRIORITY (1L<<5)
|
|
#define BNX_HC_CONFIG_STATUS_PRIORITY (1L<<6)
|
|
#define BNX_HC_CONFIG_STAT_MEM_ADDR (0xffL<<8)
|
|
|
|
#define BNX_HC_ATTN_BITS_ENABLE 0x0000680c
|
|
#define BNX_HC_STATUS_ADDR_L 0x00006810
|
|
#define BNX_HC_STATUS_ADDR_H 0x00006814
|
|
#define BNX_HC_STATISTICS_ADDR_L 0x00006818
|
|
#define BNX_HC_STATISTICS_ADDR_H 0x0000681c
|
|
#define BNX_HC_TX_QUICK_CONS_TRIP 0x00006820
|
|
#define BNX_HC_TX_QUICK_CONS_TRIP_VALUE (0xffL<<0)
|
|
#define BNX_HC_TX_QUICK_CONS_TRIP_INT (0xffL<<16)
|
|
|
|
#define BNX_HC_COMP_PROD_TRIP 0x00006824
|
|
#define BNX_HC_COMP_PROD_TRIP_VALUE (0xffL<<0)
|
|
#define BNX_HC_COMP_PROD_TRIP_INT (0xffL<<16)
|
|
|
|
#define BNX_HC_RX_QUICK_CONS_TRIP 0x00006828
|
|
#define BNX_HC_RX_QUICK_CONS_TRIP_VALUE (0xffL<<0)
|
|
#define BNX_HC_RX_QUICK_CONS_TRIP_INT (0xffL<<16)
|
|
|
|
#define BNX_HC_RX_TICKS 0x0000682c
|
|
#define BNX_HC_RX_TICKS_VALUE (0x3ffL<<0)
|
|
#define BNX_HC_RX_TICKS_INT (0x3ffL<<16)
|
|
|
|
#define BNX_HC_TX_TICKS 0x00006830
|
|
#define BNX_HC_TX_TICKS_VALUE (0x3ffL<<0)
|
|
#define BNX_HC_TX_TICKS_INT (0x3ffL<<16)
|
|
|
|
#define BNX_HC_COM_TICKS 0x00006834
|
|
#define BNX_HC_COM_TICKS_VALUE (0x3ffL<<0)
|
|
#define BNX_HC_COM_TICKS_INT (0x3ffL<<16)
|
|
|
|
#define BNX_HC_CMD_TICKS 0x00006838
|
|
#define BNX_HC_CMD_TICKS_VALUE (0x3ffL<<0)
|
|
#define BNX_HC_CMD_TICKS_INT (0x3ffL<<16)
|
|
|
|
#define BNX_HC_PERIODIC_TICKS 0x0000683c
|
|
#define BNX_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS (0xffffL<<0)
|
|
|
|
#define BNX_HC_STAT_COLLECT_TICKS 0x00006840
|
|
#define BNX_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS (0xffL<<4)
|
|
|
|
#define BNX_HC_STATS_TICKS 0x00006844
|
|
#define BNX_HC_STATS_TICKS_HC_STAT_TICKS (0xffffL<<8)
|
|
|
|
#define BNX_HC_STAT_MEM_DATA 0x0000684c
|
|
#define BNX_HC_STAT_GEN_SEL_0 0x00006850
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0 (0x7fL<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0 (0L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1 (1L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2 (2L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3 (3L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4 (4L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5 (5L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6 (6L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7 (7L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8 (8L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9 (9L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10 (10L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11 (11L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0 (12L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1 (13L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2 (14L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3 (15L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4 (16L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5 (17L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6 (18L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7 (19L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0 (20L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1 (21L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2 (22L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3 (23L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4 (24L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5 (25L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6 (26L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7 (27L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8 (28L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9 (29L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10 (30L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11 (31L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0 (32L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1 (33L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2 (34L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3 (35L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0 (36L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1 (37L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2 (38L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3 (39L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4 (40L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5 (41L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6 (42L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7 (43L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0 (44L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1 (45L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2 (46L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3 (47L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4 (48L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5 (49L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6 (50L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7 (51L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT (52L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT (53L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS (54L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN (55L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR (56L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK (59L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK (60L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK (61L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT (62L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT (63L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT (64L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT (65L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT (66L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT (67L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT (68L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT (69L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT (70L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT (71L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT (72L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT (73L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT (74L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT (75L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT (76L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT (77L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT (78L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT (79L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT (80L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT (81L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT (82L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT (83L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT (84L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT (85L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT (86L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT (87L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT (88L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT (89L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT (90L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT (91L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT (92L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT (93L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT (94L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64 (95L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64 (96L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS (97L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS (98L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT (99L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT (100L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT (101L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT (102L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT (103L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT (104L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT (105L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT (106L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT (107L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT (108L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT (109L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT (110L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT (111L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT (112L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT (113L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT (114L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0 (115L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1 (116L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2 (117L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3 (118L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4 (119L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5 (120L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS (121L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS (122L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT (127L<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_1 (0x7fL<<8)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_2 (0x7fL<<16)
|
|
#define BNX_HC_STAT_GEN_SEL_0_GEN_SEL_3 (0x7fL<<24)
|
|
|
|
#define BNX_HC_STAT_GEN_SEL_1 0x00006854
|
|
#define BNX_HC_STAT_GEN_SEL_1_GEN_SEL_4 (0x7fL<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_1_GEN_SEL_5 (0x7fL<<8)
|
|
#define BNX_HC_STAT_GEN_SEL_1_GEN_SEL_6 (0x7fL<<16)
|
|
#define BNX_HC_STAT_GEN_SEL_1_GEN_SEL_7 (0x7fL<<24)
|
|
|
|
#define BNX_HC_STAT_GEN_SEL_2 0x00006858
|
|
#define BNX_HC_STAT_GEN_SEL_2_GEN_SEL_8 (0x7fL<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_2_GEN_SEL_9 (0x7fL<<8)
|
|
#define BNX_HC_STAT_GEN_SEL_2_GEN_SEL_10 (0x7fL<<16)
|
|
#define BNX_HC_STAT_GEN_SEL_2_GEN_SEL_11 (0x7fL<<24)
|
|
|
|
#define BNX_HC_STAT_GEN_SEL_3 0x0000685c
|
|
#define BNX_HC_STAT_GEN_SEL_3_GEN_SEL_12 (0x7fL<<0)
|
|
#define BNX_HC_STAT_GEN_SEL_3_GEN_SEL_13 (0x7fL<<8)
|
|
#define BNX_HC_STAT_GEN_SEL_3_GEN_SEL_14 (0x7fL<<16)
|
|
#define BNX_HC_STAT_GEN_SEL_3_GEN_SEL_15 (0x7fL<<24)
|
|
|
|
#define BNX_HC_STAT_GEN_STAT0 0x00006888
|
|
#define BNX_HC_STAT_GEN_STAT1 0x0000688c
|
|
#define BNX_HC_STAT_GEN_STAT2 0x00006890
|
|
#define BNX_HC_STAT_GEN_STAT3 0x00006894
|
|
#define BNX_HC_STAT_GEN_STAT4 0x00006898
|
|
#define BNX_HC_STAT_GEN_STAT5 0x0000689c
|
|
#define BNX_HC_STAT_GEN_STAT6 0x000068a0
|
|
#define BNX_HC_STAT_GEN_STAT7 0x000068a4
|
|
#define BNX_HC_STAT_GEN_STAT8 0x000068a8
|
|
#define BNX_HC_STAT_GEN_STAT9 0x000068ac
|
|
#define BNX_HC_STAT_GEN_STAT10 0x000068b0
|
|
#define BNX_HC_STAT_GEN_STAT11 0x000068b4
|
|
#define BNX_HC_STAT_GEN_STAT12 0x000068b8
|
|
#define BNX_HC_STAT_GEN_STAT13 0x000068bc
|
|
#define BNX_HC_STAT_GEN_STAT14 0x000068c0
|
|
#define BNX_HC_STAT_GEN_STAT15 0x000068c4
|
|
#define BNX_HC_STAT_GEN_STAT_AC0 0x000068c8
|
|
#define BNX_HC_STAT_GEN_STAT_AC1 0x000068cc
|
|
#define BNX_HC_STAT_GEN_STAT_AC2 0x000068d0
|
|
#define BNX_HC_STAT_GEN_STAT_AC3 0x000068d4
|
|
#define BNX_HC_STAT_GEN_STAT_AC4 0x000068d8
|
|
#define BNX_HC_STAT_GEN_STAT_AC5 0x000068dc
|
|
#define BNX_HC_STAT_GEN_STAT_AC6 0x000068e0
|
|
#define BNX_HC_STAT_GEN_STAT_AC7 0x000068e4
|
|
#define BNX_HC_STAT_GEN_STAT_AC8 0x000068e8
|
|
#define BNX_HC_STAT_GEN_STAT_AC9 0x000068ec
|
|
#define BNX_HC_STAT_GEN_STAT_AC10 0x000068f0
|
|
#define BNX_HC_STAT_GEN_STAT_AC11 0x000068f4
|
|
#define BNX_HC_STAT_GEN_STAT_AC12 0x000068f8
|
|
#define BNX_HC_STAT_GEN_STAT_AC13 0x000068fc
|
|
#define BNX_HC_STAT_GEN_STAT_AC14 0x00006900
|
|
#define BNX_HC_STAT_GEN_STAT_AC15 0x00006904
|
|
#define BNX_HC_VIS 0x00006908
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE (0xfL<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_IDLE (0L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_START (1L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_REQUEST (2L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_UPDATE64 (3L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_UPDATE32 (4L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE (5L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_DMA (6L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL (7L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_MSI_LOW (8L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_MSI_HIGH (9L<<0)
|
|
#define BNX_HC_VIS_STAT_BUILD_STATE_MSI_DATA (10L<<0)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE (0xfL<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_IDLE (0L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_STATUS_PARAM (1L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_STATUS_DMA (2L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP (3L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_COMP (4L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM (5L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA (6L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1 (7L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2 (8L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_WAIT (9L<<8)
|
|
#define BNX_HC_VIS_DMA_STAT_STATE_ABORT (15L<<8)
|
|
#define BNX_HC_VIS_DMA_MSI_STATE (0x7L<<12)
|
|
#define BNX_HC_VIS_STATISTIC_DMA_EN_STATE (0x3L<<15)
|
|
#define BNX_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE (0L<<15)
|
|
#define BNX_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT (1L<<15)
|
|
#define BNX_HC_VIS_STATISTIC_DMA_EN_STATE_START (2L<<15)
|
|
|
|
#define BNX_HC_VIS_1 0x0000690c
|
|
#define BNX_HC_VIS_1_HW_INTACK_STATE (1L<<4)
|
|
#define BNX_HC_VIS_1_HW_INTACK_STATE_IDLE (0L<<4)
|
|
#define BNX_HC_VIS_1_HW_INTACK_STATE_COUNT (1L<<4)
|
|
#define BNX_HC_VIS_1_SW_INTACK_STATE (1L<<5)
|
|
#define BNX_HC_VIS_1_SW_INTACK_STATE_IDLE (0L<<5)
|
|
#define BNX_HC_VIS_1_SW_INTACK_STATE_COUNT (1L<<5)
|
|
#define BNX_HC_VIS_1_DURING_SW_INTACK_STATE (1L<<6)
|
|
#define BNX_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE (0L<<6)
|
|
#define BNX_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT (1L<<6)
|
|
#define BNX_HC_VIS_1_MAILBOX_COUNT_STATE (1L<<7)
|
|
#define BNX_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE (0L<<7)
|
|
#define BNX_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT (1L<<7)
|
|
#define BNX_HC_VIS_1_RAM_RD_ARB_STATE (0xfL<<17)
|
|
#define BNX_HC_VIS_1_RAM_RD_ARB_STATE_IDLE (0L<<17)
|
|
#define BNX_HC_VIS_1_RAM_RD_ARB_STATE_DMA (1L<<17)
|
|
#define BNX_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE (2L<<17)
|
|
#define BNX_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN (3L<<17)
|
|
#define BNX_HC_VIS_1_RAM_RD_ARB_STATE_WAIT (4L<<17)
|
|
#define BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE (5L<<17)
|
|
#define BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN (6L<<17)
|
|
#define BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT (7L<<17)
|
|
#define BNX_HC_VIS_1_RAM_WR_ARB_STATE (0x3L<<21)
|
|
#define BNX_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL (0L<<21)
|
|
#define BNX_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR (1L<<21)
|
|
#define BNX_HC_VIS_1_INT_GEN_STATE (1L<<23)
|
|
#define BNX_HC_VIS_1_INT_GEN_STATE_DLE (0L<<23)
|
|
#define BNX_HC_VIS_1_INT_GEN_STATE_NTERRUPT (1L<<23)
|
|
#define BNX_HC_VIS_1_STAT_CHAN_ID (0x7L<<24)
|
|
#define BNX_HC_VIS_1_INT_B (1L<<27)
|
|
|
|
#define BNX_HC_DEBUG_VECT_PEEK 0x00006910
|
|
#define BNX_HC_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
|
|
#define BNX_HC_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
|
|
#define BNX_HC_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
|
|
#define BNX_HC_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
|
|
#define BNX_HC_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
|
|
#define BNX_HC_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
|
|
|
|
|
|
|
|
/*
|
|
* txp_reg definition
|
|
* offset: 0x40000
|
|
*/
|
|
#define BNX_TXP_CPU_MODE 0x00045000
|
|
#define BNX_TXP_CPU_MODE_LOCAL_RST (1L<<0)
|
|
#define BNX_TXP_CPU_MODE_STEP_ENA (1L<<1)
|
|
#define BNX_TXP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
|
|
#define BNX_TXP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
|
|
#define BNX_TXP_CPU_MODE_MSG_BIT1 (1L<<6)
|
|
#define BNX_TXP_CPU_MODE_INTERRUPT_ENA (1L<<7)
|
|
#define BNX_TXP_CPU_MODE_SOFT_HALT (1L<<10)
|
|
#define BNX_TXP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
|
|
#define BNX_TXP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
|
|
#define BNX_TXP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
|
|
#define BNX_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
|
|
|
|
#define BNX_TXP_CPU_STATE 0x00045004
|
|
#define BNX_TXP_CPU_STATE_BREAKPOINT (1L<<0)
|
|
#define BNX_TXP_CPU_STATE_BAD_INST_HALTED (1L<<2)
|
|
#define BNX_TXP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
|
|
#define BNX_TXP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
|
|
#define BNX_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
|
|
#define BNX_TXP_CPU_STATE_BAD_pc_HALTED (1L<<6)
|
|
#define BNX_TXP_CPU_STATE_ALIGN_HALTED (1L<<7)
|
|
#define BNX_TXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
|
|
#define BNX_TXP_CPU_STATE_SOFT_HALTED (1L<<10)
|
|
#define BNX_TXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
|
|
#define BNX_TXP_CPU_STATE_INTERRRUPT (1L<<12)
|
|
#define BNX_TXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
|
|
#define BNX_TXP_CPU_STATE_INST_FETCH_STALL (1L<<15)
|
|
#define BNX_TXP_CPU_STATE_BLOCKED_READ (1L<<31)
|
|
|
|
#define BNX_TXP_CPU_EVENT_MASK 0x00045008
|
|
#define BNX_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
|
|
#define BNX_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
|
|
#define BNX_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
|
|
#define BNX_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
|
|
#define BNX_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
|
|
#define BNX_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
|
|
#define BNX_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
|
|
#define BNX_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
|
|
#define BNX_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
|
|
#define BNX_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
|
|
#define BNX_TXP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
|
|
|
|
#define BNX_TXP_CPU_PROGRAM_COUNTER 0x0004501c
|
|
#define BNX_TXP_CPU_INSTRUCTION 0x00045020
|
|
#define BNX_TXP_CPU_DATA_ACCESS 0x00045024
|
|
#define BNX_TXP_CPU_INTERRUPT_ENABLE 0x00045028
|
|
#define BNX_TXP_CPU_INTERRUPT_VECTOR 0x0004502c
|
|
#define BNX_TXP_CPU_INTERRUPT_SAVED_PC 0x00045030
|
|
#define BNX_TXP_CPU_HW_BREAKPOINT 0x00045034
|
|
#define BNX_TXP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
|
|
#define BNX_TXP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
|
|
|
|
#define BNX_TXP_CPU_DEBUG_VECT_PEEK 0x00045038
|
|
#define BNX_TXP_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
|
|
#define BNX_TXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
|
|
#define BNX_TXP_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
|
|
#define BNX_TXP_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
|
|
#define BNX_TXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
|
|
#define BNX_TXP_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
|
|
|
|
#define BNX_TXP_CPU_LAST_BRANCH_ADDR 0x00045048
|
|
#define BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
|
|
#define BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
|
|
#define BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
|
|
#define BNX_TXP_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
|
|
|
|
#define BNX_TXP_CPU_REG_FILE 0x00045200
|
|
#define BNX_TXP_FTQ_DATA 0x000453c0
|
|
#define BNX_TXP_FTQ_CMD 0x000453f8
|
|
#define BNX_TXP_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_TXP_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_TXP_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_TXP_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_TXP_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_TXP_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_TXP_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_TXP_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_TXP_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_TXP_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_TXP_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_TXP_FTQ_CTL 0x000453fc
|
|
#define BNX_TXP_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_TXP_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_TXP_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_TXP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_TXP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_TXP_SCRATCH 0x00060000
|
|
|
|
|
|
/*
|
|
* tpat_reg definition
|
|
* offset: 0x80000
|
|
*/
|
|
#define BNX_TPAT_CPU_MODE 0x00085000
|
|
#define BNX_TPAT_CPU_MODE_LOCAL_RST (1L<<0)
|
|
#define BNX_TPAT_CPU_MODE_STEP_ENA (1L<<1)
|
|
#define BNX_TPAT_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
|
|
#define BNX_TPAT_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
|
|
#define BNX_TPAT_CPU_MODE_MSG_BIT1 (1L<<6)
|
|
#define BNX_TPAT_CPU_MODE_INTERRUPT_ENA (1L<<7)
|
|
#define BNX_TPAT_CPU_MODE_SOFT_HALT (1L<<10)
|
|
#define BNX_TPAT_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
|
|
#define BNX_TPAT_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
|
|
#define BNX_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
|
|
#define BNX_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
|
|
|
|
#define BNX_TPAT_CPU_STATE 0x00085004
|
|
#define BNX_TPAT_CPU_STATE_BREAKPOINT (1L<<0)
|
|
#define BNX_TPAT_CPU_STATE_BAD_INST_HALTED (1L<<2)
|
|
#define BNX_TPAT_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
|
|
#define BNX_TPAT_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
|
|
#define BNX_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
|
|
#define BNX_TPAT_CPU_STATE_BAD_pc_HALTED (1L<<6)
|
|
#define BNX_TPAT_CPU_STATE_ALIGN_HALTED (1L<<7)
|
|
#define BNX_TPAT_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
|
|
#define BNX_TPAT_CPU_STATE_SOFT_HALTED (1L<<10)
|
|
#define BNX_TPAT_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
|
|
#define BNX_TPAT_CPU_STATE_INTERRRUPT (1L<<12)
|
|
#define BNX_TPAT_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
|
|
#define BNX_TPAT_CPU_STATE_INST_FETCH_STALL (1L<<15)
|
|
#define BNX_TPAT_CPU_STATE_BLOCKED_READ (1L<<31)
|
|
|
|
#define BNX_TPAT_CPU_EVENT_MASK 0x00085008
|
|
#define BNX_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
|
|
#define BNX_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
|
|
|
|
#define BNX_TPAT_CPU_PROGRAM_COUNTER 0x0008501c
|
|
#define BNX_TPAT_CPU_INSTRUCTION 0x00085020
|
|
#define BNX_TPAT_CPU_DATA_ACCESS 0x00085024
|
|
#define BNX_TPAT_CPU_INTERRUPT_ENABLE 0x00085028
|
|
#define BNX_TPAT_CPU_INTERRUPT_VECTOR 0x0008502c
|
|
#define BNX_TPAT_CPU_INTERRUPT_SAVED_PC 0x00085030
|
|
#define BNX_TPAT_CPU_HW_BREAKPOINT 0x00085034
|
|
#define BNX_TPAT_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
|
|
#define BNX_TPAT_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
|
|
|
|
#define BNX_TPAT_CPU_DEBUG_VECT_PEEK 0x00085038
|
|
#define BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
|
|
#define BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
|
|
#define BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
|
|
#define BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
|
|
#define BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
|
|
#define BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
|
|
|
|
#define BNX_TPAT_CPU_LAST_BRANCH_ADDR 0x00085048
|
|
#define BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
|
|
#define BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
|
|
#define BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
|
|
#define BNX_TPAT_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
|
|
|
|
#define BNX_TPAT_CPU_REG_FILE 0x00085200
|
|
#define BNX_TPAT_FTQ_DATA 0x000853c0
|
|
#define BNX_TPAT_FTQ_CMD 0x000853f8
|
|
#define BNX_TPAT_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_TPAT_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_TPAT_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_TPAT_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_TPAT_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_TPAT_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_TPAT_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_TPAT_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_TPAT_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_TPAT_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_TPAT_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_TPAT_FTQ_CTL 0x000853fc
|
|
#define BNX_TPAT_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_TPAT_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_TPAT_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_TPAT_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_TPAT_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_TPAT_SCRATCH 0x000a0000
|
|
|
|
|
|
/*
|
|
* rxp_reg definition
|
|
* offset: 0xc0000
|
|
*/
|
|
#define BNX_RXP_CPU_MODE 0x000c5000
|
|
#define BNX_RXP_CPU_MODE_LOCAL_RST (1L<<0)
|
|
#define BNX_RXP_CPU_MODE_STEP_ENA (1L<<1)
|
|
#define BNX_RXP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
|
|
#define BNX_RXP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
|
|
#define BNX_RXP_CPU_MODE_MSG_BIT1 (1L<<6)
|
|
#define BNX_RXP_CPU_MODE_INTERRUPT_ENA (1L<<7)
|
|
#define BNX_RXP_CPU_MODE_SOFT_HALT (1L<<10)
|
|
#define BNX_RXP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
|
|
#define BNX_RXP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
|
|
#define BNX_RXP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
|
|
#define BNX_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
|
|
|
|
#define BNX_RXP_CPU_STATE 0x000c5004
|
|
#define BNX_RXP_CPU_STATE_BREAKPOINT (1L<<0)
|
|
#define BNX_RXP_CPU_STATE_BAD_INST_HALTED (1L<<2)
|
|
#define BNX_RXP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
|
|
#define BNX_RXP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
|
|
#define BNX_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
|
|
#define BNX_RXP_CPU_STATE_BAD_pc_HALTED (1L<<6)
|
|
#define BNX_RXP_CPU_STATE_ALIGN_HALTED (1L<<7)
|
|
#define BNX_RXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
|
|
#define BNX_RXP_CPU_STATE_SOFT_HALTED (1L<<10)
|
|
#define BNX_RXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
|
|
#define BNX_RXP_CPU_STATE_INTERRRUPT (1L<<12)
|
|
#define BNX_RXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
|
|
#define BNX_RXP_CPU_STATE_INST_FETCH_STALL (1L<<15)
|
|
#define BNX_RXP_CPU_STATE_BLOCKED_READ (1L<<31)
|
|
|
|
#define BNX_RXP_CPU_EVENT_MASK 0x000c5008
|
|
#define BNX_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
|
|
#define BNX_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
|
|
#define BNX_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
|
|
#define BNX_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
|
|
#define BNX_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
|
|
#define BNX_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
|
|
#define BNX_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
|
|
#define BNX_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
|
|
#define BNX_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
|
|
#define BNX_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
|
|
#define BNX_RXP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
|
|
|
|
#define BNX_RXP_CPU_PROGRAM_COUNTER 0x000c501c
|
|
#define BNX_RXP_CPU_INSTRUCTION 0x000c5020
|
|
#define BNX_RXP_CPU_DATA_ACCESS 0x000c5024
|
|
#define BNX_RXP_CPU_INTERRUPT_ENABLE 0x000c5028
|
|
#define BNX_RXP_CPU_INTERRUPT_VECTOR 0x000c502c
|
|
#define BNX_RXP_CPU_INTERRUPT_SAVED_PC 0x000c5030
|
|
#define BNX_RXP_CPU_HW_BREAKPOINT 0x000c5034
|
|
#define BNX_RXP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
|
|
#define BNX_RXP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
|
|
|
|
#define BNX_RXP_CPU_DEBUG_VECT_PEEK 0x000c5038
|
|
#define BNX_RXP_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
|
|
#define BNX_RXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
|
|
#define BNX_RXP_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
|
|
#define BNX_RXP_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
|
|
#define BNX_RXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
|
|
#define BNX_RXP_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
|
|
|
|
#define BNX_RXP_CPU_LAST_BRANCH_ADDR 0x000c5048
|
|
#define BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
|
|
#define BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
|
|
#define BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
|
|
#define BNX_RXP_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
|
|
|
|
#define BNX_RXP_CPU_REG_FILE 0x000c5200
|
|
#define BNX_RXP_CFTQ_DATA 0x000c5380
|
|
#define BNX_RXP_CFTQ_CMD 0x000c53b8
|
|
#define BNX_RXP_CFTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_RXP_CFTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_RXP_CFTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_RXP_CFTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_RXP_CFTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_RXP_CFTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_RXP_CFTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_RXP_CFTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_RXP_CFTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_RXP_CFTQ_CMD_POP (1L<<30)
|
|
#define BNX_RXP_CFTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_RXP_CFTQ_CTL 0x000c53bc
|
|
#define BNX_RXP_CFTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_RXP_CFTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_RXP_CFTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_RXP_CFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_RXP_CFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_RXP_FTQ_DATA 0x000c53c0
|
|
#define BNX_RXP_FTQ_CMD 0x000c53f8
|
|
#define BNX_RXP_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_RXP_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_RXP_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_RXP_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_RXP_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_RXP_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_RXP_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_RXP_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_RXP_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_RXP_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_RXP_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_RXP_FTQ_CTL 0x000c53fc
|
|
#define BNX_RXP_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_RXP_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_RXP_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_RXP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_RXP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_RXP_SCRATCH 0x000e0000
|
|
|
|
|
|
/*
|
|
* com_reg definition
|
|
* offset: 0x100000
|
|
*/
|
|
#define BNX_COM_CPU_MODE 0x00105000
|
|
#define BNX_COM_CPU_MODE_LOCAL_RST (1L<<0)
|
|
#define BNX_COM_CPU_MODE_STEP_ENA (1L<<1)
|
|
#define BNX_COM_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
|
|
#define BNX_COM_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
|
|
#define BNX_COM_CPU_MODE_MSG_BIT1 (1L<<6)
|
|
#define BNX_COM_CPU_MODE_INTERRUPT_ENA (1L<<7)
|
|
#define BNX_COM_CPU_MODE_SOFT_HALT (1L<<10)
|
|
#define BNX_COM_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
|
|
#define BNX_COM_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
|
|
#define BNX_COM_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
|
|
#define BNX_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
|
|
|
|
#define BNX_COM_CPU_STATE 0x00105004
|
|
#define BNX_COM_CPU_STATE_BREAKPOINT (1L<<0)
|
|
#define BNX_COM_CPU_STATE_BAD_INST_HALTED (1L<<2)
|
|
#define BNX_COM_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
|
|
#define BNX_COM_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
|
|
#define BNX_COM_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
|
|
#define BNX_COM_CPU_STATE_BAD_pc_HALTED (1L<<6)
|
|
#define BNX_COM_CPU_STATE_ALIGN_HALTED (1L<<7)
|
|
#define BNX_COM_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
|
|
#define BNX_COM_CPU_STATE_SOFT_HALTED (1L<<10)
|
|
#define BNX_COM_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
|
|
#define BNX_COM_CPU_STATE_INTERRRUPT (1L<<12)
|
|
#define BNX_COM_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
|
|
#define BNX_COM_CPU_STATE_INST_FETCH_STALL (1L<<15)
|
|
#define BNX_COM_CPU_STATE_BLOCKED_READ (1L<<31)
|
|
|
|
#define BNX_COM_CPU_EVENT_MASK 0x00105008
|
|
#define BNX_COM_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
|
|
#define BNX_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
|
|
#define BNX_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
|
|
#define BNX_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
|
|
#define BNX_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
|
|
#define BNX_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
|
|
#define BNX_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
|
|
#define BNX_COM_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
|
|
#define BNX_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
|
|
#define BNX_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
|
|
#define BNX_COM_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
|
|
|
|
#define BNX_COM_CPU_PROGRAM_COUNTER 0x0010501c
|
|
#define BNX_COM_CPU_INSTRUCTION 0x00105020
|
|
#define BNX_COM_CPU_DATA_ACCESS 0x00105024
|
|
#define BNX_COM_CPU_INTERRUPT_ENABLE 0x00105028
|
|
#define BNX_COM_CPU_INTERRUPT_VECTOR 0x0010502c
|
|
#define BNX_COM_CPU_INTERRUPT_SAVED_PC 0x00105030
|
|
#define BNX_COM_CPU_HW_BREAKPOINT 0x00105034
|
|
#define BNX_COM_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
|
|
#define BNX_COM_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
|
|
|
|
#define BNX_COM_CPU_DEBUG_VECT_PEEK 0x00105038
|
|
#define BNX_COM_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
|
|
#define BNX_COM_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
|
|
#define BNX_COM_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
|
|
#define BNX_COM_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
|
|
#define BNX_COM_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
|
|
#define BNX_COM_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
|
|
|
|
#define BNX_COM_CPU_LAST_BRANCH_ADDR 0x00105048
|
|
#define BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
|
|
#define BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
|
|
#define BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
|
|
#define BNX_COM_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
|
|
|
|
#define BNX_COM_CPU_REG_FILE 0x00105200
|
|
#define BNX_COM_COMXQ_FTQ_DATA 0x00105340
|
|
#define BNX_COM_COMXQ_FTQ_CMD 0x00105378
|
|
#define BNX_COM_COMXQ_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_COM_COMXQ_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_COM_COMXQ_FTQ_CTL 0x0010537c
|
|
#define BNX_COM_COMXQ_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_COM_COMXQ_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_COM_COMXQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_COM_COMXQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_COM_COMTQ_FTQ_DATA 0x00105380
|
|
#define BNX_COM_COMTQ_FTQ_CMD 0x001053b8
|
|
#define BNX_COM_COMTQ_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_COM_COMTQ_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_COM_COMTQ_FTQ_CTL 0x001053bc
|
|
#define BNX_COM_COMTQ_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_COM_COMTQ_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_COM_COMTQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_COM_COMTQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_COM_COMQ_FTQ_DATA 0x001053c0
|
|
#define BNX_COM_COMQ_FTQ_CMD 0x001053f8
|
|
#define BNX_COM_COMQ_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_COM_COMQ_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_COM_COMQ_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_COM_COMQ_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_COM_COMQ_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_COM_COMQ_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_COM_COMQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_COM_COMQ_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_COM_COMQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_COM_COMQ_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_COM_COMQ_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_COM_COMQ_FTQ_CTL 0x001053fc
|
|
#define BNX_COM_COMQ_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_COM_COMQ_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_COM_COMQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_COM_COMQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_COM_COMQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_COM_SCRATCH 0x00120000
|
|
|
|
|
|
/*
|
|
* cp_reg definition
|
|
* offset: 0x180000
|
|
*/
|
|
#define BNX_CP_CPU_MODE 0x00185000
|
|
#define BNX_CP_CPU_MODE_LOCAL_RST (1L<<0)
|
|
#define BNX_CP_CPU_MODE_STEP_ENA (1L<<1)
|
|
#define BNX_CP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
|
|
#define BNX_CP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
|
|
#define BNX_CP_CPU_MODE_MSG_BIT1 (1L<<6)
|
|
#define BNX_CP_CPU_MODE_INTERRUPT_ENA (1L<<7)
|
|
#define BNX_CP_CPU_MODE_SOFT_HALT (1L<<10)
|
|
#define BNX_CP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
|
|
#define BNX_CP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
|
|
#define BNX_CP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
|
|
#define BNX_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
|
|
|
|
#define BNX_CP_CPU_STATE 0x00185004
|
|
#define BNX_CP_CPU_STATE_BREAKPOINT (1L<<0)
|
|
#define BNX_CP_CPU_STATE_BAD_INST_HALTED (1L<<2)
|
|
#define BNX_CP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
|
|
#define BNX_CP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
|
|
#define BNX_CP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
|
|
#define BNX_CP_CPU_STATE_BAD_pc_HALTED (1L<<6)
|
|
#define BNX_CP_CPU_STATE_ALIGN_HALTED (1L<<7)
|
|
#define BNX_CP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
|
|
#define BNX_CP_CPU_STATE_SOFT_HALTED (1L<<10)
|
|
#define BNX_CP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
|
|
#define BNX_CP_CPU_STATE_INTERRRUPT (1L<<12)
|
|
#define BNX_CP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
|
|
#define BNX_CP_CPU_STATE_INST_FETCH_STALL (1L<<15)
|
|
#define BNX_CP_CPU_STATE_BLOCKED_READ (1L<<31)
|
|
|
|
#define BNX_CP_CPU_EVENT_MASK 0x00185008
|
|
#define BNX_CP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
|
|
#define BNX_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
|
|
#define BNX_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
|
|
#define BNX_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
|
|
#define BNX_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
|
|
#define BNX_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
|
|
#define BNX_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
|
|
#define BNX_CP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
|
|
#define BNX_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
|
|
#define BNX_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
|
|
#define BNX_CP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
|
|
|
|
#define BNX_CP_CPU_PROGRAM_COUNTER 0x0018501c
|
|
#define BNX_CP_CPU_INSTRUCTION 0x00185020
|
|
#define BNX_CP_CPU_DATA_ACCESS 0x00185024
|
|
#define BNX_CP_CPU_INTERRUPT_ENABLE 0x00185028
|
|
#define BNX_CP_CPU_INTERRUPT_VECTOR 0x0018502c
|
|
#define BNX_CP_CPU_INTERRUPT_SAVED_PC 0x00185030
|
|
#define BNX_CP_CPU_HW_BREAKPOINT 0x00185034
|
|
#define BNX_CP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
|
|
#define BNX_CP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
|
|
|
|
#define BNX_CP_CPU_DEBUG_VECT_PEEK 0x00185038
|
|
#define BNX_CP_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
|
|
#define BNX_CP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
|
|
#define BNX_CP_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
|
|
#define BNX_CP_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
|
|
#define BNX_CP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
|
|
#define BNX_CP_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
|
|
|
|
#define BNX_CP_CPU_LAST_BRANCH_ADDR 0x00185048
|
|
#define BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
|
|
#define BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
|
|
#define BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
|
|
#define BNX_CP_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
|
|
|
|
#define BNX_CP_CPU_REG_FILE 0x00185200
|
|
#define BNX_CP_CPQ_FTQ_DATA 0x001853c0
|
|
#define BNX_CP_CPQ_FTQ_CMD 0x001853f8
|
|
#define BNX_CP_CPQ_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_CP_CPQ_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_CP_CPQ_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_CP_CPQ_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_CP_CPQ_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_CP_CPQ_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_CP_CPQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_CP_CPQ_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_CP_CPQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_CP_CPQ_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_CP_CPQ_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_CP_CPQ_FTQ_CTL 0x001853fc
|
|
#define BNX_CP_CPQ_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_CP_CPQ_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_CP_CPQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_CP_CPQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_CP_CPQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_CP_SCRATCH 0x001a0000
|
|
|
|
|
|
/*
|
|
* mcp_reg definition
|
|
* offset: 0x140000
|
|
*/
|
|
#define BNX_MCP_CPU_MODE 0x00145000
|
|
#define BNX_MCP_CPU_MODE_LOCAL_RST (1L<<0)
|
|
#define BNX_MCP_CPU_MODE_STEP_ENA (1L<<1)
|
|
#define BNX_MCP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
|
|
#define BNX_MCP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
|
|
#define BNX_MCP_CPU_MODE_MSG_BIT1 (1L<<6)
|
|
#define BNX_MCP_CPU_MODE_INTERRUPT_ENA (1L<<7)
|
|
#define BNX_MCP_CPU_MODE_SOFT_HALT (1L<<10)
|
|
#define BNX_MCP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
|
|
#define BNX_MCP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
|
|
#define BNX_MCP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
|
|
#define BNX_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
|
|
|
|
#define BNX_MCP_CPU_STATE 0x00145004
|
|
#define BNX_MCP_CPU_STATE_BREAKPOINT (1L<<0)
|
|
#define BNX_MCP_CPU_STATE_BAD_INST_HALTED (1L<<2)
|
|
#define BNX_MCP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
|
|
#define BNX_MCP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
|
|
#define BNX_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
|
|
#define BNX_MCP_CPU_STATE_BAD_pc_HALTED (1L<<6)
|
|
#define BNX_MCP_CPU_STATE_ALIGN_HALTED (1L<<7)
|
|
#define BNX_MCP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
|
|
#define BNX_MCP_CPU_STATE_SOFT_HALTED (1L<<10)
|
|
#define BNX_MCP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
|
|
#define BNX_MCP_CPU_STATE_INTERRRUPT (1L<<12)
|
|
#define BNX_MCP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
|
|
#define BNX_MCP_CPU_STATE_INST_FETCH_STALL (1L<<15)
|
|
#define BNX_MCP_CPU_STATE_BLOCKED_READ (1L<<31)
|
|
|
|
#define BNX_MCP_CPU_EVENT_MASK 0x00145008
|
|
#define BNX_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
|
|
#define BNX_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
|
|
#define BNX_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
|
|
#define BNX_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
|
|
#define BNX_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
|
|
#define BNX_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
|
|
#define BNX_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
|
|
#define BNX_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
|
|
#define BNX_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
|
|
#define BNX_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
|
|
#define BNX_MCP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
|
|
|
|
#define BNX_MCP_CPU_PROGRAM_COUNTER 0x0014501c
|
|
#define BNX_MCP_CPU_INSTRUCTION 0x00145020
|
|
#define BNX_MCP_CPU_DATA_ACCESS 0x00145024
|
|
#define BNX_MCP_CPU_INTERRUPT_ENABLE 0x00145028
|
|
#define BNX_MCP_CPU_INTERRUPT_VECTOR 0x0014502c
|
|
#define BNX_MCP_CPU_INTERRUPT_SAVED_PC 0x00145030
|
|
#define BNX_MCP_CPU_HW_BREAKPOINT 0x00145034
|
|
#define BNX_MCP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
|
|
#define BNX_MCP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
|
|
|
|
#define BNX_MCP_CPU_DEBUG_VECT_PEEK 0x00145038
|
|
#define BNX_MCP_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
|
|
#define BNX_MCP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
|
|
#define BNX_MCP_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
|
|
#define BNX_MCP_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
|
|
#define BNX_MCP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
|
|
#define BNX_MCP_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
|
|
|
|
#define BNX_MCP_CPU_LAST_BRANCH_ADDR 0x00145048
|
|
#define BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
|
|
#define BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
|
|
#define BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
|
|
#define BNX_MCP_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
|
|
|
|
#define BNX_MCP_CPU_REG_FILE 0x00145200
|
|
#define BNX_MCP_MCPQ_FTQ_DATA 0x001453c0
|
|
#define BNX_MCP_MCPQ_FTQ_CMD 0x001453f8
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_OFFSET (0x3ffL<<0)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_WR_TOP (1L<<10)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_WR_TOP_0 (0L<<10)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_WR_TOP_1 (1L<<10)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_SFT_RESET (1L<<25)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_RD_DATA (1L<<26)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_ADD_DATA (1L<<28)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_POP (1L<<30)
|
|
#define BNX_MCP_MCPQ_FTQ_CMD_BUSY (1L<<31)
|
|
|
|
#define BNX_MCP_MCPQ_FTQ_CTL 0x001453fc
|
|
#define BNX_MCP_MCPQ_FTQ_CTL_INTERVENE (1L<<0)
|
|
#define BNX_MCP_MCPQ_FTQ_CTL_OVERFLOW (1L<<1)
|
|
#define BNX_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
|
|
#define BNX_MCP_MCPQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
|
|
#define BNX_MCP_MCPQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
|
|
|
|
#define BNX_MCP_ROM 0x00150000
|
|
#define BNX_MCP_SCRATCH 0x00160000
|
|
|
|
#define BNX_SHM_HDR_SIGNATURE BNX_MCP_SCRATCH
|
|
#define BNX_SHM_HDR_SIGNATURE_SIG_MASK 0xffff0000
|
|
#define BNX_SHM_HDR_SIGNATURE_SIG 0x53530000
|
|
#define BNX_SHM_HDR_SIGNATURE_VER_MASK 0x000000ff
|
|
#define BNX_SHM_HDR_SIGNATURE_VER_ONE 0x00000001
|
|
|
|
#define BNX_SHM_HDR_ADDR_0 BNX_MCP_SCRATCH + 4
|
|
#define BNX_SHM_HDR_ADDR_1 BNX_MCP_SCRATCH + 8
|
|
|
|
/****************************************************************************/
|
|
/* End machine generated definitions. */
|
|
/****************************************************************************/
|
|
|
|
#define NUM_MC_HASH_REGISTERS 8
|
|
|
|
|
|
/* PHY_ID1: bits 31-16; PHY_ID2: bits 15-0. */
|
|
#define PHY_BCM5706_PHY_ID 0x00206160
|
|
|
|
#define PHY_ID(id) ((id) & 0xfffffff0)
|
|
#define PHY_REV_ID(id) ((id) & 0xf)
|
|
|
|
/* 5708 Serdes PHY registers */
|
|
|
|
#define BCM5708S_UP1 0xb
|
|
|
|
#define BCM5708S_UP1_2G5 0x1
|
|
|
|
#define BCM5708S_BLK_ADDR 0x1f
|
|
|
|
#define BCM5708S_BLK_ADDR_DIG 0x0000
|
|
#define BCM5708S_BLK_ADDR_DIG3 0x0002
|
|
#define BCM5708S_BLK_ADDR_TX_MISC 0x0005
|
|
|
|
/* Digital Block */
|
|
#define BCM5708S_1000X_CTL1 0x10
|
|
|
|
#define BCM5708S_1000X_CTL1_FIBER_MODE 0x0001
|
|
#define BCM5708S_1000X_CTL1_AUTODET_EN 0x0010
|
|
|
|
#define BCM5708S_1000X_CTL2 0x11
|
|
|
|
#define BCM5708S_1000X_CTL2_PLLEL_DET_EN 0x0001
|
|
|
|
#define BCM5708S_1000X_STAT1 0x14
|
|
|
|
#define BCM5708S_1000X_STAT1_SGMII 0x0001
|
|
#define BCM5708S_1000X_STAT1_LINK 0x0002
|
|
#define BCM5708S_1000X_STAT1_FD 0x0004
|
|
#define BCM5708S_1000X_STAT1_SPEED_MASK 0x0018
|
|
#define BCM5708S_1000X_STAT1_SPEED_10 0x0000
|
|
#define BCM5708S_1000X_STAT1_SPEED_100 0x0008
|
|
#define BCM5708S_1000X_STAT1_SPEED_1G 0x0010
|
|
#define BCM5708S_1000X_STAT1_SPEED_2G5 0x0018
|
|
#define BCM5708S_1000X_STAT1_TX_PAUSE 0x0020
|
|
#define BCM5708S_1000X_STAT1_RX_PAUSE 0x0040
|
|
|
|
/* Digital3 Block */
|
|
#define BCM5708S_DIG_3_0 0x10
|
|
|
|
#define BCM5708S_DIG_3_0_USE_IEEE 0x0001
|
|
|
|
/* Tx/Misc Block */
|
|
#define BCM5708S_TX_ACTL1 0x15
|
|
|
|
#define BCM5708S_TX_ACTL1_DRIVER_VCM 0x30
|
|
|
|
#define BCM5708S_TX_ACTL3 0x17
|
|
|
|
#define RX_COPY_THRESH 92
|
|
|
|
#define DMA_READ_CHANS 5
|
|
#define DMA_WRITE_CHANS 3
|
|
|
|
/* Use the natural page size of the host CPU. */
|
|
#define BCM_PAGE_BITS PAGE_SHIFT
|
|
#define BCM_PAGE_SIZE PAGE_SIZE
|
|
|
|
#define TX_PAGES 2
|
|
#define TOTAL_TX_BD_PER_PAGE (BCM_PAGE_SIZE / sizeof(struct tx_bd))
|
|
#define USABLE_TX_BD_PER_PAGE (TOTAL_TX_BD_PER_PAGE - 1)
|
|
#define TOTAL_TX_BD (TOTAL_TX_BD_PER_PAGE * TX_PAGES)
|
|
#define USABLE_TX_BD (USABLE_TX_BD_PER_PAGE * TX_PAGES)
|
|
#define MAX_TX_BD (TOTAL_TX_BD - 1)
|
|
|
|
#define RX_PAGES 2
|
|
#define TOTAL_RX_BD_PER_PAGE (BCM_PAGE_SIZE / sizeof(struct rx_bd))
|
|
#define USABLE_RX_BD_PER_PAGE (TOTAL_RX_BD_PER_PAGE - 1)
|
|
#define TOTAL_RX_BD (TOTAL_RX_BD_PER_PAGE * RX_PAGES)
|
|
#define USABLE_RX_BD (USABLE_RX_BD_PER_PAGE * RX_PAGES)
|
|
#define MAX_RX_BD (TOTAL_RX_BD - 1)
|
|
|
|
#define NEXT_TX_BD(x) (((x) & USABLE_TX_BD_PER_PAGE) == \
|
|
(USABLE_TX_BD_PER_PAGE - 1)) ? \
|
|
(x) + 2 : (x) + 1
|
|
|
|
#define TX_CHAIN_IDX(x) ((x) & MAX_TX_BD)
|
|
|
|
#define TX_PAGE(x) (((x) & ~USABLE_TX_BD_PER_PAGE) >> (BCM_PAGE_BITS - 4))
|
|
#define TX_IDX(x) ((x) & USABLE_TX_BD_PER_PAGE)
|
|
|
|
#define NEXT_RX_BD(x) (((x) & USABLE_RX_BD_PER_PAGE) == \
|
|
(USABLE_RX_BD_PER_PAGE - 1)) ? \
|
|
(x) + 2 : (x) + 1
|
|
|
|
#define RX_CHAIN_IDX(x) ((x) & MAX_RX_BD)
|
|
|
|
#define RX_PAGE(x) (((x) & ~USABLE_RX_BD_PER_PAGE) >> (BCM_PAGE_BITS - 4))
|
|
#define RX_IDX(x) ((x) & USABLE_RX_BD_PER_PAGE)
|
|
|
|
/* Context size. */
|
|
#define BNX_CTX_SHIFT 7
|
|
#define BNX_CTX_SIZE (1 << BNX_CTX_SHIFT)
|
|
#define BNX_CTX_MASK (BNX_CTX_SIZE - 1)
|
|
#define GET_CID_ADDR(_cid) ((_cid) << BNX_CTX_SHIFT)
|
|
#define GET_CID(_cid_addr) ((_cid_addr) >> BNX_CTX_SHIFT)
|
|
|
|
#define BNX_PHY_CTX_SHIFT 6
|
|
#define BNX_PHY_CTX_SIZE (1 << BNX_PHY_CTX_SHIFT)
|
|
#define BNX_PHY_CTX_MASK (BNX_PHY_CTX_SIZE - 1)
|
|
#define GET_PCID_ADDR(_pcid) ((_pcid) << PHY_BNX_CTX_SHIFT)
|
|
#define GET_PCID(_pcid_addr) ((_pcid_addr) >> PHY_BNX_CTX_SHIFT)
|
|
|
|
#define BNX_MB_KERNEL_CTX_SHIFT 8
|
|
#define BNX_MB_KERNEL_CTX_SIZE (1 << BNX_MB_KERNEL_CTX_SHIFT)
|
|
#define BNX_MB_KERNEL_CTX_MASK (BNX_MB_KERNEL_CTX_SIZE - 1)
|
|
#define BNX_MB_GET_CID_ADDR(_cid) (0x10000 + ((_cid) << BNX_MB_KERNEL_CTX_SHIFT))
|
|
|
|
#define MAX_CID_CNT 0x4000
|
|
#define MAX_CID_ADDR (GET_CID_ADDR(MAX_CID_CNT))
|
|
#define INVALID_CID_ADDR 0xffffffff
|
|
|
|
#define TX_CID 16
|
|
#define RX_CID 0
|
|
|
|
#define MB_TX_CID_ADDR BNX_MB_GET_CID_ADDR(TX_CID)
|
|
#define MB_RX_CID_ADDR BNX_MB_GET_CID_ADDR(RX_CID)
|
|
|
|
/****************************************************************************/
|
|
/* BNX Processor Firmwware Load Definitions */
|
|
/****************************************************************************/
|
|
|
|
struct cpu_reg {
|
|
u_int32_t mode;
|
|
u_int32_t mode_value_halt;
|
|
u_int32_t mode_value_sstep;
|
|
|
|
u_int32_t state;
|
|
u_int32_t state_value_clear;
|
|
|
|
u_int32_t gpr0;
|
|
u_int32_t evmask;
|
|
u_int32_t pc;
|
|
u_int32_t inst;
|
|
u_int32_t bp;
|
|
|
|
u_int32_t spad_base;
|
|
|
|
u_int32_t mips_view_base;
|
|
};
|
|
|
|
struct fw_info {
|
|
u_int32_t ver_major;
|
|
u_int32_t ver_minor;
|
|
u_int32_t ver_fix;
|
|
|
|
u_int32_t start_addr;
|
|
|
|
/* Text section. */
|
|
u_int32_t text_addr;
|
|
u_int32_t text_len;
|
|
u_int32_t text_index;
|
|
u_int32_t *text;
|
|
|
|
/* Data section. */
|
|
u_int32_t data_addr;
|
|
u_int32_t data_len;
|
|
u_int32_t data_index;
|
|
u_int32_t *data;
|
|
|
|
/* SBSS section. */
|
|
u_int32_t sbss_addr;
|
|
u_int32_t sbss_len;
|
|
u_int32_t sbss_index;
|
|
u_int32_t *sbss;
|
|
|
|
/* BSS section. */
|
|
u_int32_t bss_addr;
|
|
u_int32_t bss_len;
|
|
u_int32_t bss_index;
|
|
u_int32_t *bss;
|
|
|
|
/* Read-only section. */
|
|
u_int32_t rodata_addr;
|
|
u_int32_t rodata_len;
|
|
u_int32_t rodata_index;
|
|
u_int32_t *rodata;
|
|
};
|
|
|
|
struct bnx_rv2p_header {
|
|
int bnx_rv2p_proc1len;
|
|
int bnx_rv2p_proc2len;
|
|
|
|
/*
|
|
* Followed by blocks of data, each sized according to
|
|
* the (rather obvious) block length stated above.
|
|
*/
|
|
};
|
|
|
|
/*
|
|
* The RV2P block must be configured for the system
|
|
* page size, or more specifically, the number of
|
|
* usable rx_bd's per page, and should be called
|
|
* as follows prior to loading the RV2P firmware:
|
|
*
|
|
* BNX_RV2P_PROC2_CHG_MAX_BD_PAGE(USABLE_RX_BD_PER_PAGE)
|
|
*
|
|
* The default value is 0xFF.
|
|
*/
|
|
#define BNX_RV2P_PROC2_MAX_BD_PAGE_LOC 5
|
|
#define BNX_RV2P_PROC2_CHG_MAX_BD_PAGE(_rv2p, _v) { \
|
|
_rv2p[BNX_RV2P_PROC2_MAX_BD_PAGE_LOC] = \
|
|
(_rv2p[BNX_RV2P_PROC2_MAX_BD_PAGE_LOC] & ~0xFFFF) | (_v); \
|
|
}
|
|
|
|
#define RV2P_PROC1 0
|
|
#define RV2P_PROC2 1
|
|
|
|
#define BNX_MIREG(x) ((x & 0x1F) << 16)
|
|
#define BNX_MIPHY(x) ((x & 0x1F) << 21)
|
|
#define BNX_PHY_TIMEOUT 50
|
|
|
|
#define BNX_NVRAM_SIZE 0x200
|
|
#define BNX_NVRAM_MAGIC 0x669955aa
|
|
#define BNX_CRC32_RESIDUAL 0xdebb20e3
|
|
|
|
#define BNX_TX_TIMEOUT 5
|
|
|
|
#define BNX_MAX_SEGMENTS 8
|
|
#define BNX_DMA_ALIGN 8
|
|
#define BNX_DMA_BOUNDARY 0
|
|
|
|
#define BNX_MIN_MTU 60
|
|
#define BNX_MIN_ETHER_MTU 64
|
|
|
|
#define BNX_MAX_STD_MTU 1500
|
|
#define BNX_MAX_STD_ETHER_MTU 1518
|
|
#define BNX_MAX_STD_ETHER_MTU_VLAN 1522
|
|
|
|
#define BNX_MAX_JUMBO_MTU 9000
|
|
#define BNX_MAX_JUMBO_ETHER_MTU 9018
|
|
#define BNX_MAX_JUMBO_ETHER_MTU_VLAN 9022
|
|
|
|
#define BNX_MAX_MRU MCLBYTES
|
|
#define BNX_MAX_JUMBO_MRU 9216
|